@@ -1009,6 +1009,14 @@ AArch64TargetLowering::AArch64TargetLowering(const TargetMachine &TM,
1009
1009
setOperationAction(ISD::SMAX, MVT::v2i64, Custom);
1010
1010
setOperationAction(ISD::SMIN, MVT::v1i64, Custom);
1011
1011
setOperationAction(ISD::SMIN, MVT::v2i64, Custom);
1012
+ setOperationAction(ISD::UDIV, MVT::v8i8, Custom);
1013
+ setOperationAction(ISD::UDIV, MVT::v16i8, Custom);
1014
+ setOperationAction(ISD::UDIV, MVT::v4i16, Custom);
1015
+ setOperationAction(ISD::UDIV, MVT::v8i16, Custom);
1016
+ setOperationAction(ISD::UDIV, MVT::v2i32, Custom);
1017
+ setOperationAction(ISD::UDIV, MVT::v4i32, Custom);
1018
+ setOperationAction(ISD::UDIV, MVT::v1i64, Custom);
1019
+ setOperationAction(ISD::UDIV, MVT::v2i64, Custom);
1012
1020
setOperationAction(ISD::UMAX, MVT::v1i64, Custom);
1013
1021
setOperationAction(ISD::UMAX, MVT::v2i64, Custom);
1014
1022
setOperationAction(ISD::UMIN, MVT::v1i64, Custom);
@@ -1135,6 +1143,7 @@ void AArch64TargetLowering::addTypeForFixedLengthSVE(MVT VT) {
1135
1143
setOperationAction(ISD::STORE, VT, Custom);
1136
1144
setOperationAction(ISD::SUB, VT, Custom);
1137
1145
setOperationAction(ISD::TRUNCATE, VT, Custom);
1146
+ setOperationAction(ISD::UDIV, VT, Custom);
1138
1147
setOperationAction(ISD::UMAX, VT, Custom);
1139
1148
setOperationAction(ISD::UMIN, VT, Custom);
1140
1149
setOperationAction(ISD::XOR, VT, Custom);
0 commit comments