@@ -18791,22 +18791,15 @@ Value *CodeGenFunction::EmitAMDGPUBuiltinExpr(unsigned BuiltinID,
18791
18791
Function *F = CGM.getIntrinsic(Intrin, { Src0->getType() });
18792
18792
return Builder.CreateCall(F, { Src0, Builder.getFalse() });
18793
18793
}
18794
- case AMDGPU::BI__builtin_amdgcn_global_atomic_fadd_v2f16:
18795
18794
case AMDGPU::BI__builtin_amdgcn_global_atomic_fmin_f64:
18796
18795
case AMDGPU::BI__builtin_amdgcn_global_atomic_fmax_f64:
18797
18796
case AMDGPU::BI__builtin_amdgcn_flat_atomic_fadd_f64:
18798
18797
case AMDGPU::BI__builtin_amdgcn_flat_atomic_fmin_f64:
18799
18798
case AMDGPU::BI__builtin_amdgcn_flat_atomic_fmax_f64:
18800
- case AMDGPU::BI__builtin_amdgcn_flat_atomic_fadd_f32:
18801
- case AMDGPU::BI__builtin_amdgcn_flat_atomic_fadd_v2f16: {
18799
+ case AMDGPU::BI__builtin_amdgcn_flat_atomic_fadd_f32: {
18802
18800
Intrinsic::ID IID;
18803
18801
llvm::Type *ArgTy = llvm::Type::getDoubleTy(getLLVMContext());
18804
18802
switch (BuiltinID) {
18805
- case AMDGPU::BI__builtin_amdgcn_global_atomic_fadd_v2f16:
18806
- ArgTy = llvm::FixedVectorType::get(
18807
- llvm::Type::getHalfTy(getLLVMContext()), 2);
18808
- IID = Intrinsic::amdgcn_global_atomic_fadd;
18809
- break;
18810
18803
case AMDGPU::BI__builtin_amdgcn_global_atomic_fmin_f64:
18811
18804
IID = Intrinsic::amdgcn_global_atomic_fmin;
18812
18805
break;
@@ -18826,11 +18819,6 @@ Value *CodeGenFunction::EmitAMDGPUBuiltinExpr(unsigned BuiltinID,
18826
18819
ArgTy = llvm::Type::getFloatTy(getLLVMContext());
18827
18820
IID = Intrinsic::amdgcn_flat_atomic_fadd;
18828
18821
break;
18829
- case AMDGPU::BI__builtin_amdgcn_flat_atomic_fadd_v2f16:
18830
- ArgTy = llvm::FixedVectorType::get(
18831
- llvm::Type::getHalfTy(getLLVMContext()), 2);
18832
- IID = Intrinsic::amdgcn_flat_atomic_fadd;
18833
- break;
18834
18822
}
18835
18823
llvm::Value *Addr = EmitScalarExpr(E->getArg(0));
18836
18824
llvm::Value *Val = EmitScalarExpr(E->getArg(1));
@@ -19231,7 +19219,9 @@ Value *CodeGenFunction::EmitAMDGPUBuiltinExpr(unsigned BuiltinID,
19231
19219
case AMDGPU::BI__builtin_amdgcn_ds_fminf:
19232
19220
case AMDGPU::BI__builtin_amdgcn_ds_fmaxf:
19233
19221
case AMDGPU::BI__builtin_amdgcn_global_atomic_fadd_f32:
19234
- case AMDGPU::BI__builtin_amdgcn_global_atomic_fadd_f64: {
19222
+ case AMDGPU::BI__builtin_amdgcn_global_atomic_fadd_f64:
19223
+ case AMDGPU::BI__builtin_amdgcn_global_atomic_fadd_v2f16:
19224
+ case AMDGPU::BI__builtin_amdgcn_flat_atomic_fadd_v2f16: {
19235
19225
llvm::AtomicRMWInst::BinOp BinOp;
19236
19226
switch (BuiltinID) {
19237
19227
case AMDGPU::BI__builtin_amdgcn_atomic_inc32:
@@ -19249,6 +19239,8 @@ Value *CodeGenFunction::EmitAMDGPUBuiltinExpr(unsigned BuiltinID,
19249
19239
case AMDGPU::BI__builtin_amdgcn_ds_atomic_fadd_v2bf16:
19250
19240
case AMDGPU::BI__builtin_amdgcn_global_atomic_fadd_f32:
19251
19241
case AMDGPU::BI__builtin_amdgcn_global_atomic_fadd_f64:
19242
+ case AMDGPU::BI__builtin_amdgcn_global_atomic_fadd_v2f16:
19243
+ case AMDGPU::BI__builtin_amdgcn_flat_atomic_fadd_v2f16:
19252
19244
BinOp = llvm::AtomicRMWInst::FAdd;
19253
19245
break;
19254
19246
case AMDGPU::BI__builtin_amdgcn_ds_fminf:
0 commit comments