Skip to content

Commit 387a885

Browse files
committed
Fix MSVC "32-bit shift implicitly converted to 64 bits" warning. NFCI.
1 parent be6ccc9 commit 387a885

File tree

1 file changed

+1
-1
lines changed

1 file changed

+1
-1
lines changed

llvm/lib/Target/RISCV/RISCVISelLowering.cpp

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -15095,7 +15095,7 @@ static SDValue reverseZExtICmpCombine(SDNode *N, SelectionDAG &DAG,
1509515095

1509615096
SDValue Res =
1509715097
DAG.getNode(ISD::AND, DL, WideVT, X,
15098-
DAG.getConstant(1 << ShAmt.getZExtValue(), DL, WideVT));
15098+
DAG.getConstant(1ULL << ShAmt.getZExtValue(), DL, WideVT));
1509915099
Res = DAG.getSetCC(DL,
1510015100
EVT::getVectorVT(*DAG.getContext(), MVT::i1,
1510115101
WideVT.getVectorElementCount()),

0 commit comments

Comments
 (0)