We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent b9f09a4 commit 39babbfCopy full SHA for 39babbf
llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp
@@ -900,6 +900,10 @@ bool AMDGPUTargetLowering::isSDNodeAlwaysUniform(const SDNode *N) const {
900
unsigned IntrID = N->getConstantOperandVal(0);
901
return AMDGPU::isIntrinsicAlwaysUniform(IntrID);
902
}
903
+ case ISD::INTRINSIC_W_CHAIN: {
904
+ unsigned IntrID = N->getConstantOperandVal(1);
905
+ return AMDGPU::isIntrinsicAlwaysUniform(IntrID);
906
+ }
907
case ISD::LOAD:
908
if (cast<LoadSDNode>(N)->getMemOperand()->getAddrSpace() ==
909
AMDGPUAS::CONSTANT_ADDRESS_32BIT)
0 commit comments