Skip to content

Commit 3a45d55

Browse files
authored
[AArch64] Fix APAS instructions to disassemble to self not to SYS alias (#142211)
`APAS` instructions currently incorrectly disassemble to `SYS` aliases. Fix this so that they disassemble to the actual `APAS` instruction.
1 parent adf9fed commit 3a45d55

File tree

2 files changed

+5
-6
lines changed

2 files changed

+5
-6
lines changed

llvm/lib/Target/AArch64/AArch64InstrFormats.td

Lines changed: 0 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -1817,7 +1817,6 @@ class APASI : SimpleSystemI<0, (ins GPR64:$Xt), "apas", "\t$Xt">, Sched<[]> {
18171817
bits<5> Xt;
18181818
let Inst{20-5} = 0b0111001110000000;
18191819
let Inst{4-0} = Xt;
1820-
let DecoderNamespace = "APAS";
18211820
}
18221821

18231822
// Hint instructions that take both a CRm and a 3-bit immediate.

llvm/test/MC/Disassembler/AArch64/armv9.6a-rme-gpc3.txt

Lines changed: 5 additions & 5 deletions
Original file line numberDiff line numberDiff line change
@@ -9,10 +9,10 @@
99
[0xa3,0x21,0x3e,0xd5]
1010
[0xa4,0x21,0x1e,0xd5]
1111

12-
# CHECK: sys #6, c7, c0, #0, x0
13-
# CHECK-NEXT: sys #6, c7, c0, #0, x1
14-
# CHECK-NEXT: sys #6, c7, c0, #0, x2
15-
# CHECK-NEXT: sys #6, c7, c0, #0, x17
16-
# CHECK-NEXT: sys #6, c7, c0, #0, x30
12+
# CHECK: apas x0
13+
# CHECK-NEXT: apas x1
14+
# CHECK-NEXT: apas x2
15+
# CHECK-NEXT: apas x17
16+
# CHECK-NEXT: apas x30
1717
# CHECK-NEXT: mrs x3, GPCBW_EL3
1818
# CHECK-NEXT: msr GPCBW_EL3, x4

0 commit comments

Comments
 (0)