@@ -16,10 +16,9 @@ body: |
16
16
; CHECK-NEXT: [[COPY2:%[0-9]+]]:vgpr_32 = COPY $vgpr0
17
17
; CHECK-NEXT: [[DEF:%[0-9]+]]:sreg_32 = IMPLICIT_DEF
18
18
; CHECK-NEXT: [[COPY3:%[0-9]+]]:vgpr_32 = COPY [[DEF]]
19
- ; CHECK-NEXT: [[V_FMA_MIXLO_F16_:%[0-9]+]]:vgpr_32 = nofpexcept V_FMA_MIXLO_F16 8, [[COPY2]], 8, [[COPY1]], 0, [[COPY]], 0 , [[COPY3]], 0, 0, implicit $mode, implicit $exec
19
+ ; CHECK-NEXT: [[V_FMA_MIXLO_F16_:%[0-9]+]]:vgpr_32 = nofpexcept V_FMA_MIXLO_F16 8, [[COPY2]], 8, [[COPY1]], 0, [[COPY]], 1 , [[COPY3]], 0, 0, implicit $mode, implicit $exec
20
20
; CHECK-NEXT: [[COPY4:%[0-9]+]]:vgpr_16 = COPY [[V_FMA_MIXLO_F16_]]
21
- ; CHECK-NEXT: [[V_MAX_F16_t16_e64_:%[0-9]+]]:vgpr_16 = nofpexcept V_MAX_F16_t16_e64 0, [[COPY4]], 0, [[COPY4]], -1, 0, 0, implicit $mode, implicit $exec
22
- ; CHECK-NEXT: $vgpr0 = COPY [[V_MAX_F16_t16_e64_]]
21
+ ; CHECK-NEXT: $vgpr0 = COPY [[V_FMA_MIXLO_F16_]]
23
22
; CHECK-NEXT: S_ENDPGM 0, implicit $vgpr0
24
23
%0:vgpr_32 = COPY $vgpr2
25
24
%1:vgpr_32 = COPY $vgpr1
@@ -34,13 +33,13 @@ body: |
34
33
...
35
34
36
35
---
37
- name : fold_16bit_subreg_folded_clamp
36
+ name : fold_16bit_subreg_1_clamp
38
37
tracksRegLiveness : true
39
38
registers :
40
39
body : |
41
40
bb.0:
42
41
liveins: $vgpr0, $vgpr1, $vgpr2
43
- ; CHECK-LABEL: name: fold_16bit_madmix_clamp
42
+ ; CHECK-LABEL: name: fold_16bit_subreg_1_clamp
44
43
; CHECK: liveins: $vgpr0, $vgpr1, $vgpr2
45
44
; CHECK-NEXT: {{ $}}
46
45
; CHECK-NEXT: [[COPY:%[0-9]+]]:vgpr_32 = COPY $vgpr2
@@ -49,8 +48,7 @@ body: |
49
48
; CHECK-NEXT: [[DEF:%[0-9]+]]:sreg_32 = IMPLICIT_DEF
50
49
; CHECK-NEXT: [[COPY3:%[0-9]+]]:vgpr_32 = COPY [[DEF]]
51
50
; CHECK-NEXT: [[V_FMA_MIXLO_F16_:%[0-9]+]]:vgpr_32 = nofpexcept V_FMA_MIXLO_F16 8, [[COPY2]], 8, [[COPY1]], 0, [[COPY]], 0, [[COPY3]], 0, 0, implicit $mode, implicit $exec
52
- ; CHECK-NEXT: [[COPY4:%[0-9]+]]:vgpr_16 = COPY [[V_FMA_MIXLO_F16_]]
53
- ; CHECK-NEXT: [[V_MAX_F16_t16_e64_:%[0-9]+]]:vgpr_16 = nofpexcept V_MAX_F16_t16_e64 0, [[COPY4]], 0, [[COPY4]], -1, 0, 0, implicit $mode, implicit $exec
51
+ ; CHECK-NEXT: [[V_MAX_F16_t16_e64_:%[0-9]+]]:vgpr_16 = nofpexcept V_MAX_F16_t16_e64 0, [[V_FMA_MIXLO_F16_]].lo16, 0, [[V_FMA_MIXLO_F16_]].lo16, -1, 0, 0, implicit $mode, implicit $exec
54
52
; CHECK-NEXT: $vgpr0 = COPY [[V_MAX_F16_t16_e64_]]
55
53
; CHECK-NEXT: S_ENDPGM 0, implicit $vgpr0
56
54
%0:vgpr_32 = COPY $vgpr2
@@ -65,13 +63,13 @@ body: |
65
63
...
66
64
67
65
---
68
- name : fold_16bit_subreg_clamp
66
+ name : fold_16bit_subreg_2_clamp
69
67
tracksRegLiveness : true
70
68
registers :
71
69
body : |
72
70
bb.0:
73
71
liveins: $vgpr0, $vgpr1, $vgpr2
74
- ; CHECK-LABEL: name: fold_16bit_subreg_clamp
72
+ ; CHECK-LABEL: name: fold_16bit_subreg_2_clamp
75
73
; CHECK: liveins: $vgpr0, $vgpr1, $vgpr2
76
74
; CHECK-NEXT: {{ $}}
77
75
; CHECK-NEXT: [[COPY:%[0-9]+]]:vgpr_32 = COPY $vgpr2
@@ -110,10 +108,9 @@ body: |
110
108
; CHECK-NEXT: [[COPY2:%[0-9]+]]:vgpr_32 = COPY $vgpr0
111
109
; CHECK-NEXT: [[DEF:%[0-9]+]]:sreg_32 = IMPLICIT_DEF
112
110
; CHECK-NEXT: [[COPY3:%[0-9]+]]:vgpr_32 = COPY [[DEF]]
113
- ; CHECK-NEXT: [[V_FMA_MIXLO_F16_:%[0-9]+]]:vgpr_32 = nofpexcept V_FMA_MIXLO_F16 8, [[COPY2]], 8, [[COPY1]], 0, [[COPY]], 0 , [[COPY3]], 0, 0, implicit $mode, implicit $exec
111
+ ; CHECK-NEXT: [[V_FMA_MIXLO_F16_:%[0-9]+]]:vgpr_32 = nofpexcept V_FMA_MIXLO_F16 8, [[COPY2]], 8, [[COPY1]], 0, [[COPY]], 1 , [[COPY3]], 0, 0, implicit $mode, implicit $exec
114
112
; CHECK-NEXT: $vgpr10_lo16 = COPY [[V_FMA_MIXLO_F16_]]
115
- ; CHECK-NEXT: [[V_MAX_F16_t16_e64_:%[0-9]+]]:vgpr_16 = nofpexcept V_MAX_F16_t16_e64 0, $vgpr10_lo16, 0, $vgpr10_lo16, -1, 0, 0, implicit $mode, implicit $exec
116
- ; CHECK-NEXT: $vgpr0 = COPY [[V_MAX_F16_t16_e64_]]
113
+ ; CHECK-NEXT: $vgpr0 = COPY [[V_FMA_MIXLO_F16_]]
117
114
; CHECK-NEXT: S_ENDPGM 0, implicit $vgpr0
118
115
%0:vgpr_32 = COPY $vgpr2
119
116
%1:vgpr_32 = COPY $vgpr1
0 commit comments