We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 40acd6a commit 3ef091eCopy full SHA for 3ef091e
llvm/test/Transforms/SLPVectorizer/revec.ll
@@ -239,8 +239,8 @@ define void @test7() {
239
ret void
240
}
241
242
-define void @test7() {
243
-; CHECK-LABEL: @test7(
+define void @test8() {
+; CHECK-LABEL: @test8(
244
; CHECK-NEXT: entry:
245
; CHECK-NEXT: [[TMP0:%.*]] = call <8 x float> @llvm.vector.insert.v8f32.v2f32(<8 x float> poison, <2 x float> zeroinitializer, i64 0)
246
; CHECK-NEXT: [[TMP1:%.*]] = call <8 x float> @llvm.vector.insert.v8f32.v2f32(<8 x float> [[TMP0]], <2 x float> zeroinitializer, i64 2)
0 commit comments