We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 340be6c commit 3f0d3fdCopy full SHA for 3f0d3fd
clang/test/Driver/print-enabled-extensions/riscv-rocket-rv64.c
@@ -0,0 +1,13 @@
1
+// REQUIRES: riscv-registered-target
2
+// RUN: %clang --target=riscv64 --print-enabled-extensions -mcpu=rocket-rv64 | FileCheck --strict-whitespace %s
3
+
4
+// Simple litmus test to check the frontend handling of this option is
5
+// enabled.
6
7
+// CHECK: Extensions enabled for the given RISC-V target
8
+// CHECK-EMPTY:
9
+// CHECK-NEXT: Name Version Description
10
+// CHECK-NEXT: i 2.1 'I' (Base Integer Instruction Set)
11
+// CHECK-NEXT: zicsr 2.0 'zicsr' (CSRs)
12
+// CHECK-NEXT: zifencei 2.0 'Zifencei' (fence.i)
13
0 commit comments