Skip to content

Commit 4015e18

Browse files
[AArch64] Add assembly/disassembly for BFMOP4{A,S} (non-widening) instructions (#113342)
The new instructions are described in https://developer.arm.com/documentation/ddi0602/2024-09/SME-Instructions
1 parent dda20ea commit 4015e18

File tree

4 files changed

+440
-0
lines changed

4 files changed

+440
-0
lines changed

llvm/lib/Target/AArch64/AArch64SMEInstrInfo.td

Lines changed: 5 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -1047,3 +1047,8 @@ let Predicates = [HasSME2p2, HasSMEF8F32] in {
10471047
defm FMOP4A : sme2_fmop4a_fp8_fp32_4way<"fmop4a">;
10481048
}
10491049
}
1050+
1051+
let Predicates = [HasSME2p2, HasSMEB16B16] in {
1052+
defm BFMOP4A : sme2_bfmop4as_non_widening<0, "bfmop4a">;
1053+
defm BFMOP4S : sme2_bfmop4as_non_widening<1, "bfmop4s">;
1054+
}

llvm/lib/Target/AArch64/SMEInstrFormats.td

Lines changed: 37 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -5417,3 +5417,40 @@ multiclass sme2_fmop4a_fp8_fp32_4way<string mnemonic> {
54175417
// Multiple vectors
54185418
def _M2Z2Z_BtoS : sme2_fp8_fp32_quarter_tile_outer_product<1, 1, mnemonic, ZZ_b_mul_r_Lo, ZZ_b_mul_r_Hi>;
54195419
}
5420+
5421+
class sme2_bf16_fp16_quarter_tile_outer_product<bit M, bit N, bit S, string mnemonic, RegisterOperand zn_ty, RegisterOperand zm_ty>
5422+
: I<(outs TileOp16:$ZAda),
5423+
(ins TileOp16:$_ZAda, zn_ty:$Zn, zm_ty:$Zm),
5424+
mnemonic, "\t$ZAda, $Zn, $Zm",
5425+
"", []>, Sched<[]> {
5426+
bit ZAda;
5427+
bits<3> Zn;
5428+
bits<3> Zm;
5429+
5430+
let Inst{31-21} = 0b10000001001;
5431+
let Inst{20} = M;
5432+
let Inst{19-17} = Zm;
5433+
let Inst{16-10} = 0b0000000;
5434+
let Inst{9} = N;
5435+
let Inst{8-6} = Zn;
5436+
let Inst{5} = 0;
5437+
let Inst{4} = S;
5438+
let Inst{3-1} = 0b100;
5439+
let Inst{0} = ZAda;
5440+
5441+
let Constraints = "$ZAda = $_ZAda";
5442+
}
5443+
5444+
multiclass sme2_bfmop4as_non_widening<bit S, string mnemonic> {
5445+
// Single vectors
5446+
def _MZZ_H : sme2_bf16_fp16_quarter_tile_outer_product<0, 0, S, mnemonic, ZPR16Mul2_Lo, ZPR16Mul2_Hi>;
5447+
5448+
// Multiple and single vectors
5449+
def _M2ZZ_H : sme2_bf16_fp16_quarter_tile_outer_product<0, 1, S, mnemonic, ZZ_h_mul_r_Lo, ZPR16Mul2_Hi>;
5450+
5451+
// Single and multiple vectors
5452+
def _MZ2Z_H : sme2_bf16_fp16_quarter_tile_outer_product<1, 0, S, mnemonic, ZPR16Mul2_Lo, ZZ_h_mul_r_Hi>;
5453+
5454+
// Multiple vectors
5455+
def _M2Z2Z_H : sme2_bf16_fp16_quarter_tile_outer_product<1, 1, S, mnemonic, ZZ_h_mul_r_Lo, ZZ_h_mul_r_Hi>;
5456+
}
Lines changed: 220 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,220 @@
1+
// RUN: not llvm-mc -triple=aarch64 -mattr=+sme2p2,+sme-b16b16 < %s 2>&1 | FileCheck %s
2+
3+
// BFMOP4A
4+
5+
// Single vectors
6+
7+
bfmop4a za0.d, z0.h, z16.h
8+
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: invalid matrix operand, expected za[0-3].s
9+
10+
bfmop4a za4.h, z0.h, z16.h
11+
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: invalid operand for instruction
12+
13+
bfmop4a za0.h, z0.s, z16.h
14+
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: Invalid restricted vector register, expected even register in z0.h..z14.h
15+
16+
bfmop4a za0.h, z15.h, z16.h
17+
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: Invalid restricted vector register, expected even register in z0.h..z14.h
18+
19+
bfmop4a za0.h, z16.h, z16.h
20+
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: Invalid restricted vector register, expected even register in z0.h..z14.h
21+
22+
bfmop4a za0.h, z0.h, z16.s
23+
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: Invalid restricted vector register, expected even register in z16.h..z30.h
24+
25+
bfmop4a za0.h, z12.h, z17.h
26+
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: Invalid restricted vector register, expected even register in z16.h..z30.h
27+
28+
bfmop4a za0.h, z12.h, z14.h
29+
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: Invalid restricted vector register, expected even register in z16.h..z30.h
30+
31+
bfmop4a za0.h, z12.h, z31.h
32+
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: Invalid restricted vector register, expected even register in z16.h..z30.h
33+
34+
// Single and multiple vectors
35+
36+
bfmop4a za0.d, z0.h, {z16.h-z17.h}
37+
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: invalid matrix operand, expected za[0-3].s
38+
39+
bfmop4a za4.h, z0.h, {z16.h-z17.h}
40+
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: invalid operand for instruction
41+
42+
bfmop4a za0.h, z0.s, {z16.h-z17.h}
43+
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: Invalid restricted vector register, expected even register in z0.h..z14.h
44+
45+
bfmop4a za0.h, z1.h, {z16.h-z17.h}
46+
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: Invalid restricted vector register, expected even register in z0.h..z14.h
47+
48+
bfmop4a za0.h, z16.h, {z16.h-z17.h}
49+
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: Invalid restricted vector register, expected even register in z0.h..z14.h
50+
51+
bfmop4a za0.h, z0.h, {z16.s-z17.s}
52+
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: invalid operand for instruction
53+
54+
bfmop4a za0.h, z0.h, {z17.h-z18.h}
55+
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: Invalid vector list, expected list with 2 consecutive SVE vectors in the range z16-z30, where the first vector is a multiple of 2 and with matching element types
56+
57+
bfmop4a za0.h, z0.h, {z12.h-z13.h}
58+
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: Invalid vector list, expected list with 2 consecutive SVE vectors in the range z16-z30, where the first vector is a multiple of 2 and with matching element types
59+
60+
// Multiple and single vectors
61+
62+
bfmop4a za0.d, {z0.h-z1.h}, z16.h
63+
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: invalid matrix operand, expected za[0-3].s
64+
65+
bfmop4a za4.h, {z0.h-z1.h}, z16.h
66+
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: invalid operand for instruction
67+
68+
bfmop4a za0.h, {z0.s-z1.h}, z16.h
69+
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: mismatched register size suffix
70+
71+
bfmop4a za0.h, {z1.h-z2.h}, z16.h
72+
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: Invalid vector list, expected list with 2 consecutive SVE vectors in the range z0-z14, where the first vector is a multiple of 2 and with matching element types
73+
74+
bfmop4a za0.h, {z16.h-z17.h}, z16.h
75+
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: Invalid vector list, expected list with 2 consecutive SVE vectors in the range z0-z14, where the first vector is a multiple of 2 and with matching element types
76+
77+
bfmop4a za0.h, {z0.h-z1.h}, z16.d
78+
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: Invalid restricted vector register, expected even register in z16.h..z30.h
79+
80+
bfmop4a za0.h, {z0.h-z1.h}, z17.h
81+
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: Invalid restricted vector register, expected even register in z16.h..z30.h
82+
83+
bfmop4a za0.h, {z0.h-z1.h}, z12.h
84+
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: Invalid restricted vector register, expected even register in z16.h..z30.h
85+
86+
// Multiple vectors
87+
88+
bfmop4a za0.d, {z0.h-z1.h}, {z16.h-z17.h}
89+
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: invalid matrix operand, expected za[0-3].s
90+
91+
bfmop4a za4.h, {z0.h-z1.h}, {z16.h-z17.h}
92+
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: invalid operand for instruction
93+
94+
bfmop4a za0.h, {z0.s-z1.s}, {z16.h-z17.h}
95+
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: invalid operand for instruction
96+
97+
bfmop4a za0.h, {z1.h-z2.h}, {z16.h-z17.h}
98+
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: Invalid vector list, expected list with 2 consecutive SVE vectors in the range z0-z14, where the first vector is a multiple of 2 and with matching element types
99+
100+
bfmop4a za0.h, {z18.h-z19.h}, {z16.h-z17.h}
101+
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: Invalid vector list, expected list with 2 consecutive SVE vectors in the range z0-z14, where the first vector is a multiple of 2 and with matching element types
102+
103+
bfmop4a za0.h, {z0.h-z1.h}, {z16.s-z17.s}
104+
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: invalid operand for instruction
105+
106+
bfmop4a za0.h, {z0.h-z1.h}, {z19.h-z20.h}
107+
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: Invalid vector list, expected list with 2 consecutive SVE vectors in the range z16-z30, where the first vector is a multiple of 2 and with matching element types
108+
109+
bfmop4a za0.h, {z0.h-z1.h}, {z10.h-z11.h}
110+
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: Invalid vector list, expected list with 2 consecutive SVE vectors in the range z16-z30, where the first vector is a multiple of 2 and with matching element types
111+
112+
113+
// BFMOP4S
114+
115+
// Single vectors
116+
117+
bfmop4s za0.d, z0.h, z16.h
118+
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: invalid matrix operand, expected za[0-3].s
119+
120+
bfmop4s za4.h, z0.h, z16.h
121+
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: invalid operand for instruction
122+
123+
bfmop4s za0.h, z0.s, z16.h
124+
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: Invalid restricted vector register, expected even register in z0.h..z14.h
125+
126+
bfmop4s za0.h, z15.h, z16.h
127+
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: Invalid restricted vector register, expected even register in z0.h..z14.h
128+
129+
bfmop4s za0.h, z16.h, z16.h
130+
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: Invalid restricted vector register, expected even register in z0.h..z14.h
131+
132+
bfmop4s za0.h, z0.h, z16.s
133+
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: Invalid restricted vector register, expected even register in z16.h..z30.h
134+
135+
bfmop4s za0.h, z12.h, z17.h
136+
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: Invalid restricted vector register, expected even register in z16.h..z30.h
137+
138+
bfmop4s za0.h, z12.h, z14.h
139+
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: Invalid restricted vector register, expected even register in z16.h..z30.h
140+
141+
bfmop4s za0.h, z12.h, z31.h
142+
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: Invalid restricted vector register, expected even register in z16.h..z30.h
143+
144+
// Single and multiple vectors
145+
146+
bfmop4s za0.d, z0.h, {z16.h-z17.h}
147+
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: invalid matrix operand, expected za[0-3].s
148+
149+
bfmop4s za4.h, z0.h, {z16.h-z17.h}
150+
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: invalid operand for instruction
151+
152+
bfmop4s za0.h, z0.s, {z16.h-z17.h}
153+
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: Invalid restricted vector register, expected even register in z0.h..z14.h
154+
155+
bfmop4s za0.h, z1.h, {z16.h-z17.h}
156+
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: Invalid restricted vector register, expected even register in z0.h..z14.h
157+
158+
bfmop4s za0.h, z16.h, {z16.h-z17.h}
159+
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: Invalid restricted vector register, expected even register in z0.h..z14.h
160+
161+
bfmop4s za0.h, z0.h, {z16.s-z17.s}
162+
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: invalid operand for instruction
163+
164+
bfmop4s za0.h, z0.h, {z17.h-z18.h}
165+
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: Invalid vector list, expected list with 2 consecutive SVE vectors in the range z16-z30, where the first vector is a multiple of 2 and with matching element types
166+
167+
bfmop4s za0.h, z0.h, {z12.h-z13.h}
168+
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: Invalid vector list, expected list with 2 consecutive SVE vectors in the range z16-z30, where the first vector is a multiple of 2 and with matching element types
169+
170+
// Multiple and single vectors
171+
172+
bfmop4s za0.d, {z0.h-z1.h}, z16.h
173+
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: invalid matrix operand, expected za[0-3].s
174+
175+
bfmop4s za4.h, {z0.h-z1.h}, z16.h
176+
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: invalid operand for instruction
177+
178+
bfmop4s za0.h, {z0.s-z1.h}, z16.h
179+
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: mismatched register size suffix
180+
181+
bfmop4s za0.h, {z1.h-z2.h}, z16.h
182+
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: Invalid vector list, expected list with 2 consecutive SVE vectors in the range z0-z14, where the first vector is a multiple of 2 and with matching element types
183+
184+
bfmop4s za0.h, {z16.h-z17.h}, z16.h
185+
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: Invalid vector list, expected list with 2 consecutive SVE vectors in the range z0-z14, where the first vector is a multiple of 2 and with matching element types
186+
187+
bfmop4s za0.h, {z0.h-z1.h}, z16.d
188+
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: Invalid restricted vector register, expected even register in z16.h..z30.h
189+
190+
bfmop4s za0.h, {z0.h-z1.h}, z17.h
191+
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: Invalid restricted vector register, expected even register in z16.h..z30.h
192+
193+
bfmop4s za0.h, {z0.h-z1.h}, z12.h
194+
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: Invalid restricted vector register, expected even register in z16.h..z30.h
195+
196+
// Multiple vectors
197+
198+
bfmop4s za0.d, {z0.h-z1.h}, {z16.h-z17.h}
199+
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: invalid matrix operand, expected za[0-3].s
200+
201+
bfmop4s za4.h, {z0.h-z1.h}, {z16.h-z17.h}
202+
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: invalid operand for instruction
203+
204+
bfmop4s za0.h, {z0.s-z1.s}, {z16.h-z17.h}
205+
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: invalid operand for instruction
206+
207+
bfmop4s za0.h, {z1.h-z2.h}, {z16.h-z17.h}
208+
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: Invalid vector list, expected list with 2 consecutive SVE vectors in the range z0-z14, where the first vector is a multiple of 2 and with matching element types
209+
210+
bfmop4s za0.h, {z18.h-z19.h}, {z16.h-z17.h}
211+
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: Invalid vector list, expected list with 2 consecutive SVE vectors in the range z0-z14, where the first vector is a multiple of 2 and with matching element types
212+
213+
bfmop4s za0.h, {z0.h-z1.h}, {z16.s-z17.s}
214+
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: invalid operand for instruction
215+
216+
bfmop4s za0.h, {z0.h-z1.h}, {z19.h-z20.h}
217+
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: Invalid vector list, expected list with 2 consecutive SVE vectors in the range z16-z30, where the first vector is a multiple of 2 and with matching element types
218+
219+
bfmop4s za0.h, {z0.h-z1.h}, {z10.h-z11.h}
220+
// CHECK: [[@LINE-1]]:{{[0-9]+}}: error: Invalid vector list, expected list with 2 consecutive SVE vectors in the range z16-z30, where the first vector is a multiple of 2 and with matching element types

0 commit comments

Comments
 (0)