We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 3c1ef5c commit 472967fCopy full SHA for 472967f
llvm/lib/Target/AArch64/AArch64ISelLowering.cpp
@@ -27059,9 +27059,6 @@ AArch64TargetLowering::shouldExpandAtomicLoadInIR(LoadInst *LI) const {
27059
// However, with the LSE instructions (or outline-atomics mode, which provides
27060
// library routines in place of the LSE-instructions), we can directly emit many
27061
// operations instead.
27062
-//
27063
-// Floating-point operations are always emitted to a cmpxchg loop, because they
27064
-// may trigger a trap which aborts an LLSC sequence.
27065
TargetLowering::AtomicExpansionKind
27066
AArch64TargetLowering::shouldExpandAtomicRMWInIR(AtomicRMWInst *AI) const {
27067
unsigned Size = AI->getType()->getPrimitiveSizeInBits();
0 commit comments