Skip to content

Commit 475cadb

Browse files
committed
fix
1 parent 04b2c5e commit 475cadb

File tree

1 file changed

+2
-2
lines changed

1 file changed

+2
-2
lines changed

mlir/test/Conversion/NVGPUToNVVM/nvgpu-to-nvvm.mlir

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -803,8 +803,8 @@ func.func @tma_prefetch(%tensorMap1d: !tensorMap1d, %p : i1) {
803803
}
804804

805805

806-
// CHECK-LABEL: @tma_prefetch(
807-
// CHECK-SAME: %[[arg0:[a-zA-Z0-9_]+]]: !nvgpu.tensormap.descriptor<tensor = memref<128xf32, 3>, swizzle = none, l2promo = none, oob = nan, interleave = none>, %[[arg1:[a-zA-Z0-9_]+]]: i1
806+
// CHECK-LABEL: @tma_fence(
807+
// CHECK-SAME: %[[arg0:[a-zA-Z0-9_]+]]: !nvgpu.tensormap.descriptor<tensor = memref<128xf32, 3>, swizzle = none, l2promo = none, oob = nan, interleave = none>
808808
func.func @tma_fence(%tensorMap1d: !tensorMap1d) {
809809
// CHECK: %[[S0:.+]] = builtin.unrealized_conversion_cast %[[arg0]] : !nvgpu.tensormap.descriptor<tensor = memref<128xf32, 3>, swizzle = none, l2promo = none, oob = nan, interleave = none> to !llvm.ptr
810810
// CHECK: %[[S1:.+]] = llvm.mlir.constant(128 : i32) : i32

0 commit comments

Comments
 (0)