Skip to content

Commit 4b4bc1e

Browse files
[GlobalISel] Do not generate illegal G_SEXTLOADs after legalization
The sext_inreg_of_load combine did not have the isLegalOrBeforeLegalizer check, leading to the generation of potentially illegal G_SEXTLOADs when run after legalization. Reviewed By: foad Differential Revision: https://reviews.llvm.org/D108626
1 parent ea08c4c commit 4b4bc1e

File tree

2 files changed

+34
-0
lines changed

2 files changed

+34
-0
lines changed

llvm/lib/CodeGen/GlobalISel/CombinerHelper.cpp

Lines changed: 12 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -722,6 +722,18 @@ bool CombinerHelper::matchSextInRegOfLoad(
722722
// anyway for most targets.
723723
if (!isPowerOf2_32(NewSizeBits))
724724
return false;
725+
726+
const MachineMemOperand &MMO = LoadDef->getMMO();
727+
LegalityQuery::MemDesc MMDesc;
728+
MMDesc.MemoryTy = LLT::scalar(NewSizeBits);
729+
MMDesc.AlignInBits = MMO.getAlign().value() * 8;
730+
MMDesc.Ordering = MMO.getSuccessOrdering();
731+
if (!isLegalOrBeforeLegalizer({TargetOpcode::G_SEXTLOAD,
732+
{MRI.getType(LoadDef->getDstReg()),
733+
MRI.getType(LoadDef->getPointerReg())},
734+
{MMDesc}}))
735+
return false;
736+
725737
MatchInfo = std::make_tuple(LoadDef->getDstReg(), NewSizeBits);
726738
return true;
727739
}
Lines changed: 22 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,22 @@
1+
# NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py
2+
# RUN: llc -global-isel -mtriple=amdgcn-amd-amdhsa -mcpu=gfx900 -run-pass=amdgpu-postlegalizer-combiner -verify-machineinstrs -o - %s | FileCheck %s
3+
4+
# Post-legalizer should not generate illegal extending loads
5+
---
6+
name: sextload_from_inreg
7+
tracksRegLiveness: true
8+
legalized: true
9+
body: |
10+
bb.0:
11+
liveins: $vgpr0_vgpr1
12+
; CHECK-LABEL: name: sextload_from_inreg
13+
; CHECK: liveins: $vgpr0_vgpr1
14+
; CHECK: [[COPY:%[0-9]+]]:_(p1) = COPY $vgpr0_vgpr1
15+
; CHECK: [[LOAD:%[0-9]+]]:_(s64) = G_LOAD [[COPY]](p1) :: (load (s64), addrspace 1)
16+
; CHECK: [[SEXT_INREG:%[0-9]+]]:_(s64) = G_SEXT_INREG [[LOAD]], 8
17+
; CHECK: $vgpr0_vgpr1 = COPY [[SEXT_INREG]](s64)
18+
%0:_(p1) = COPY $vgpr0_vgpr1
19+
%1:_(s64) = G_LOAD %0 :: (load (s64), align 8, addrspace 1)
20+
%2:_(s64) = G_SEXT_INREG %1, 8
21+
$vgpr0_vgpr1 = COPY %2
22+
...

0 commit comments

Comments
 (0)