Skip to content

Commit 4e86b00

Browse files
authored
[AMDGPU] Remove #if 0 code for buffer stores in SIInsertWaitcnts (#92903)
1 parent f3aaaaf commit 4e86b00

File tree

1 file changed

+0
-12
lines changed

1 file changed

+0
-12
lines changed

llvm/lib/Target/AMDGPU/SIInsertWaitcnts.cpp

Lines changed: 0 additions & 12 deletions
Original file line numberDiff line numberDiff line change
@@ -900,18 +900,6 @@ void WaitcntBrackets::updateByEvent(const SIInstrInfo *TII,
900900
}
901901
}
902902
}
903-
#if 0 // TODO: check if this is handled by MUBUF code above.
904-
} else if (Inst.getOpcode() == AMDGPU::BUFFER_STORE_DWORD ||
905-
Inst.getOpcode() == AMDGPU::BUFFER_STORE_DWORDX2 ||
906-
Inst.getOpcode() == AMDGPU::BUFFER_STORE_DWORDX4) {
907-
MachineOperand *MO = TII->getNamedOperand(Inst, AMDGPU::OpName::data);
908-
unsigned OpNo;//TODO: find the OpNo for this operand;
909-
RegInterval Interval = getRegInterval(&Inst, MRI, TRI, OpNo);
910-
for (int RegNo = Interval.first; RegNo < Interval.second;
911-
++RegNo) {
912-
setRegScore(RegNo + NUM_ALL_VGPRS, t, CurrScore);
913-
}
914-
#endif
915903
} else /* LGKM_CNT || EXP_CNT || VS_CNT || NUM_INST_CNTS */ {
916904
// Match the score to the destination registers.
917905
for (unsigned I = 0, E = Inst.getNumOperands(); I != E; ++I) {

0 commit comments

Comments
 (0)