Skip to content

Commit 51752ed

Browse files
committed
[mlir][nvgpu] verify the module
1 parent a4bef0c commit 51752ed

File tree

1 file changed

+1
-1
lines changed

1 file changed

+1
-1
lines changed

mlir/test/Examples/NVGPU/tools/nvdsl.py

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -431,7 +431,7 @@ def __str__(self):
431431
# saveIR(module)
432432

433433
# Verify the module
434-
# module.operation.verify()
434+
module.operation.verify()
435435

436436
# Compile and JIT MLIR module
437437
options = f"cubin-chip=sm_90a cubin-features=+ptx80 opt-level=3"

0 commit comments

Comments
 (0)