@@ -9,17 +9,19 @@ define amdgpu_kernel void @row_filter_C1_D0() #0 {
9
9
; GCN-NEXT: ; %bb.1: ; %do.body.preheader
10
10
; GCN-NEXT: .LBB0_2: ; %for.inc.1
11
11
entry:
12
- br i1 undef , label %for.inc.1 , label %do.body.preheader
12
+ br i1 poison , label %for.inc.1 , label %do.body.preheader
13
13
14
14
do.body.preheader: ; preds = %entry
15
15
%tmp = insertelement <4 x i32 > zeroinitializer , i32 poison, i32 1
16
- br i1 undef , label %do.body56.1 , label %do.body90
16
+ %undef1 = freeze i1 poison
17
+ br i1 %undef1 , label %do.body56.1 , label %do.body90
17
18
18
19
do.body90: ; preds = %do.body56.2, %do.body56.1, %do.body.preheader
19
20
%tmp1 = phi <4 x i32 > [ %tmp6 , %do.body56.2 ], [ %tmp5 , %do.body56.1 ], [ %tmp , %do.body.preheader ]
20
21
%tmp2 = insertelement <4 x i32 > %tmp1 , i32 poison, i32 2
21
22
%tmp3 = insertelement <4 x i32 > %tmp2 , i32 poison, i32 3
22
- br i1 undef , label %do.body124.1 , label %do.body.1562.preheader
23
+ %undef3 = freeze i1 poison
24
+ br i1 %undef3 , label %do.body124.1 , label %do.body.1562.preheader
23
25
24
26
do.body.1562 .preheader: ; preds = %do.body124.1, %do.body90
25
27
%storemerge = phi <4 x i32 > [ %tmp3 , %do.body90 ], [ %tmp7 , %do.body124.1 ]
@@ -28,7 +30,7 @@ do.body.1562.preheader: ; preds = %do.body124.1, %do.b
28
30
29
31
do.body56.1 : ; preds = %do.body.preheader
30
32
%tmp5 = insertelement <4 x i32 > %tmp , i32 poison, i32 1
31
- %or.cond472.1 = or i1 undef , undef
33
+ %or.cond472.1 = or i1 poison, poison
32
34
br i1 %or.cond472.1 , label %do.body56.2 , label %do.body90
33
35
34
36
do.body56.2 : ; preds = %do.body56.1
@@ -41,7 +43,8 @@ do.body124.1: ; preds = %do.body90
41
43
42
44
for.inc.1 : ; preds = %do.body.1562.preheader, %entry
43
45
%storemerge591 = phi <4 x i32 > [ zeroinitializer , %entry ], [ %storemerge , %do.body.1562.preheader ]
44
- %add.i495 = add <4 x i32 > %storemerge591 , undef
46
+ %undef2 = freeze <4 x i32 > poison
47
+ %add.i495 = add <4 x i32 > %storemerge591 , %undef2
45
48
unreachable
46
49
}
47
50
@@ -68,24 +71,27 @@ define amdgpu_ps void @foo() #0 {
68
71
; GCN-NEXT: exp mrt0 v1, v0, v0, v0 done vm
69
72
; GCN-NEXT: s_endpgm
70
73
bb:
71
- br i1 undef , label %bb2 , label %bb1
74
+ %undef0 = freeze i1 poison
75
+ br i1 %undef0 , label %bb2 , label %bb1
72
76
73
77
bb1: ; preds = %bb
74
- br i1 undef , label %bb4 , label %bb6
78
+ %undef1 = freeze i1 poison
79
+ br i1 %undef1 , label %bb4 , label %bb6
75
80
76
81
bb2: ; preds = %bb4, %bb
77
82
%tmp = phi float [ %tmp5 , %bb4 ], [ 0 .000000e+00 , %bb ]
78
- br i1 undef , label %bb9 , label %bb13
83
+ br i1 poison , label %bb9 , label %bb13
79
84
80
85
bb4: ; preds = %bb7, %bb6, %bb1
81
86
%tmp5 = phi float [ poison, %bb1 ], [ poison, %bb6 ], [ %tmp8 , %bb7 ]
82
87
br label %bb2
83
88
84
89
bb6: ; preds = %bb1
85
- br i1 undef , label %bb7 , label %bb4
90
+ %undef2 = freeze i1 poison
91
+ br i1 %undef2 , label %bb7 , label %bb4
86
92
87
93
bb7: ; preds = %bb6
88
- %tmp8 = fmul float undef , undef
94
+ %tmp8 = fmul float poison, poison
89
95
br label %bb4
90
96
91
97
bb9: ; preds = %bb2
@@ -95,7 +101,7 @@ bb9: ; preds = %bb2
95
101
br label %bb14
96
102
97
103
bb13: ; preds = %bb2
98
- br i1 undef , label %bb23 , label %bb24
104
+ br i1 poison , label %bb23 , label %bb24
99
105
100
106
bb14: ; preds = %bb27, %bb24, %bb9
101
107
%tmp15 = phi float [ %tmp12 , %bb9 ], [ poison, %bb27 ], [ 0 .000000e+00 , %bb24 ]
@@ -106,11 +112,11 @@ bb14: ; preds = %bb27, %bb24, %bb9
106
112
ret void
107
113
108
114
bb23: ; preds = %bb13
109
- br i1 undef , label %bb24 , label %bb26
115
+ br i1 poison , label %bb24 , label %bb26
110
116
111
117
bb24: ; preds = %bb26, %bb23, %bb13
112
118
%tmp25 = phi float [ %tmp , %bb13 ], [ %tmp , %bb26 ], [ 0 .000000e+00 , %bb23 ]
113
- br i1 undef , label %bb27 , label %bb14
119
+ br i1 poison , label %bb27 , label %bb14
114
120
115
121
bb26: ; preds = %bb23
116
122
br label %bb24
0 commit comments