@@ -279,9 +279,9 @@ class Bcz<bits<3> funct3, string OpcodeStr,
279
279
let hasSideEffects = 0, mayLoad = 0, mayStore = 0 in
280
280
class Shift_right<bits<2> funct2, string OpcodeStr, RegisterClass cls,
281
281
Operand ImmOpnd>
282
- : RVInst16CB<0b100, 0b01, (outs cls:$rs1_wb ), (ins cls:$rs1, ImmOpnd:$imm),
282
+ : RVInst16CB<0b100, 0b01, (outs cls:$rd ), (ins cls:$rs1, ImmOpnd:$imm),
283
283
OpcodeStr, "$rs1, $imm"> {
284
- let Constraints = "$rs1 = $rs1_wb ";
284
+ let Constraints = "$rs1 = $rd ";
285
285
let Inst{12} = imm{5};
286
286
let Inst{11-10} = funct2;
287
287
let Inst{6-2} = imm{4-0};
@@ -479,10 +479,10 @@ def C_SRAI : Shift_right<0b01, "c.srai", GPRC, uimmlog2xlennonzero>,
479
479
Sched<[WriteShiftImm, ReadShiftImm]>;
480
480
481
481
let hasSideEffects = 0, mayLoad = 0, mayStore = 0 in
482
- def C_ANDI : RVInst16CB<0b100, 0b01, (outs GPRC:$rs1_wb ), (ins GPRC:$rs1, simm6:$imm),
482
+ def C_ANDI : RVInst16CB<0b100, 0b01, (outs GPRC:$rd ), (ins GPRC:$rs1, simm6:$imm),
483
483
"c.andi", "$rs1, $imm">,
484
484
Sched<[WriteIALU, ReadIALU]> {
485
- let Constraints = "$rs1 = $rs1_wb ";
485
+ let Constraints = "$rs1 = $rd ";
486
486
let Inst{12} = imm{5};
487
487
let Inst{11-10} = 0b10;
488
488
let Inst{6-2} = imm{4-0};
@@ -582,11 +582,11 @@ def C_JALR : RVInst16CR<0b1001, 0b10, (outs), (ins GPRNoX0:$rs1),
582
582
"c.jalr", "$rs1">, Sched<[WriteJalr, ReadJalr]>;
583
583
584
584
let hasSideEffects = 0, mayLoad = 0, mayStore = 0 in
585
- def C_ADD : RVInst16CR<0b1001, 0b10, (outs GPRNoX0:$rs1_wb ),
585
+ def C_ADD : RVInst16CR<0b1001, 0b10, (outs GPRNoX0:$rd ),
586
586
(ins GPRNoX0:$rs1, GPRNoX0:$rs2),
587
587
"c.add", "$rs1, $rs2">,
588
588
Sched<[WriteIALU, ReadIALU, ReadIALU]> {
589
- let Constraints = "$rs1 = $rs1_wb ";
589
+ let Constraints = "$rs1 = $rd ";
590
590
}
591
591
592
592
let Predicates = [HasStdExtCOrZcd, HasStdExtD] in
@@ -680,11 +680,11 @@ def C_MV_HINT : RVInst16CR<0b1000, 0b10, (outs GPRX0:$rs1), (ins GPRNoX0:$rs2),
680
680
let DecoderMethod = "decodeRVCInstrRdRs2";
681
681
}
682
682
683
- def C_ADD_HINT : RVInst16CR<0b1001, 0b10, (outs GPRX0:$rs1_wb ),
683
+ def C_ADD_HINT : RVInst16CR<0b1001, 0b10, (outs GPRX0:$rd ),
684
684
(ins GPRX0:$rs1, GPRNoX0:$rs2),
685
685
"c.add", "$rs1, $rs2">,
686
686
Sched<[WriteIALU, ReadIALU, ReadIALU]> {
687
- let Constraints = "$rs1 = $rs1_wb ";
687
+ let Constraints = "$rs1 = $rd ";
688
688
let Inst{11-7} = 0;
689
689
let DecoderMethod = "decodeRVCInstrRdRs1Rs2";
690
690
}
@@ -707,21 +707,21 @@ def C_SLLI64_HINT : RVInst16CI<0b000, 0b10, (outs GPR:$rd_wb), (ins GPR:$rd),
707
707
let Inst{12} = 0;
708
708
}
709
709
710
- def C_SRLI64_HINT : RVInst16CB<0b100, 0b01, (outs GPRC:$rs1_wb ),
710
+ def C_SRLI64_HINT : RVInst16CB<0b100, 0b01, (outs GPRC:$rd ),
711
711
(ins GPRC:$rs1),
712
712
"c.srli64", "$rs1">,
713
713
Sched<[WriteShiftImm, ReadShiftImm]> {
714
- let Constraints = "$rs1 = $rs1_wb ";
714
+ let Constraints = "$rs1 = $rd ";
715
715
let Inst{6-2} = 0;
716
716
let Inst{11-10} = 0b00;
717
717
let Inst{12} = 0;
718
718
}
719
719
720
- def C_SRAI64_HINT : RVInst16CB<0b100, 0b01, (outs GPRC:$rs1_wb ),
720
+ def C_SRAI64_HINT : RVInst16CB<0b100, 0b01, (outs GPRC:$rd ),
721
721
(ins GPRC:$rs1),
722
722
"c.srai64", "$rs1">,
723
723
Sched<[WriteShiftImm, ReadShiftImm]> {
724
- let Constraints = "$rs1 = $rs1_wb ";
724
+ let Constraints = "$rs1 = $rd ";
725
725
let Inst{6-2} = 0;
726
726
let Inst{11-10} = 0b01;
727
727
let Inst{12} = 0;
0 commit comments