@@ -124,7 +124,7 @@ class RISCVSubtarget : public RISCVGenSubtargetInfo {
124
124
return hasStdExtZfhOrZfhmin () || hasStdExtZhinxOrZhinxmin ();
125
125
}
126
126
bool hasHalfFPLoadStoreMove () const {
127
- return HasStdExtZfh || HasStdExtZfhmin || HasStdExtZfbfmin;
127
+ return hasStdExtZfhOrZfhmin () || HasStdExtZfbfmin;
128
128
}
129
129
bool is64Bit () const { return IsRV64; }
130
130
MVT getXLenVT () const { return XLenVT; }
@@ -167,13 +167,9 @@ class RISCVSubtarget : public RISCVGenSubtargetInfo {
167
167
bool hasVInstructions () const { return HasStdExtZve32x; }
168
168
bool hasVInstructionsI64 () const { return HasStdExtZve64x; }
169
169
bool hasVInstructionsF16 () const { return HasStdExtZvfh; }
170
- bool hasVInstructionsBF16 () const {
171
- return HasStdExtZvfbfmin || HasStdExtZvfbfwma;
172
- }
173
- // FIXME: Consider Zfinx in the future
174
- bool hasVInstructionsF32 () const { return HasStdExtZve32f && HasStdExtF; }
175
- // FIXME: Consider Zdinx in the future
176
- bool hasVInstructionsF64 () const { return HasStdExtZve64d && HasStdExtD; }
170
+ bool hasVInstructionsBF16 () const { return HasStdExtZvfbfmin; }
171
+ bool hasVInstructionsF32 () const { return HasStdExtZve32f; }
172
+ bool hasVInstructionsF64 () const { return HasStdExtZve64d; }
177
173
// F16 and F64 both require F32.
178
174
bool hasVInstructionsAnyF () const { return hasVInstructionsF32 (); }
179
175
bool hasVInstructionsFullMultiply () const { return HasStdExtV; }
0 commit comments