Skip to content

Commit 57aaf5e

Browse files
committed
[RISCV] Use MCRegister in RISCVMCInstrAnalysis. NFC
1 parent f0b3287 commit 57aaf5e

File tree

1 file changed

+5
-5
lines changed

1 file changed

+5
-5
lines changed

llvm/lib/Target/RISCV/MCTargetDesc/RISCVMCTargetDesc.cpp

Lines changed: 5 additions & 5 deletions
Original file line numberDiff line numberDiff line change
@@ -126,16 +126,16 @@ class RISCVMCInstrAnalysis : public MCInstrAnalysis {
126126
int64_t GPRState[31] = {};
127127
std::bitset<31> GPRValidMask;
128128

129-
static bool isGPR(unsigned Reg) {
129+
static bool isGPR(MCRegister Reg) {
130130
return Reg >= RISCV::X0 && Reg <= RISCV::X31;
131131
}
132132

133-
static unsigned getRegIndex(unsigned Reg) {
133+
static unsigned getRegIndex(MCRegister Reg) {
134134
assert(isGPR(Reg) && Reg != RISCV::X0 && "Invalid GPR reg");
135135
return Reg - RISCV::X1;
136136
}
137137

138-
void setGPRState(unsigned Reg, std::optional<int64_t> Value) {
138+
void setGPRState(MCRegister Reg, std::optional<int64_t> Value) {
139139
if (Reg == RISCV::X0)
140140
return;
141141

@@ -149,7 +149,7 @@ class RISCVMCInstrAnalysis : public MCInstrAnalysis {
149149
}
150150
}
151151

152-
std::optional<int64_t> getGPRState(unsigned Reg) const {
152+
std::optional<int64_t> getGPRState(MCRegister Reg) const {
153153
if (Reg == RISCV::X0)
154154
return 0;
155155

@@ -301,7 +301,7 @@ class RISCVMCInstrAnalysis : public MCInstrAnalysis {
301301
}
302302

303303
private:
304-
static bool maybeReturnAddress(unsigned Reg) {
304+
static bool maybeReturnAddress(MCRegister Reg) {
305305
// X1 is used for normal returns, X5 for returns from outlined functions.
306306
return Reg == RISCV::X1 || Reg == RISCV::X5;
307307
}

0 commit comments

Comments
 (0)