Skip to content

Commit 59116e0

Browse files
author
Kai Luo
committed
[PowerPC] Update test so that target flags are exposed. NFC.
1 parent 1af0778 commit 59116e0

File tree

1 file changed

+41
-40
lines changed

1 file changed

+41
-40
lines changed

‎llvm/test/CodeGen/PowerPC/aix-tls-gd-longlong.ll

Lines changed: 41 additions & 40 deletions
Original file line numberDiff line numberDiff line change
@@ -1,3 +1,4 @@
1+
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py UTC_ARGS: --version 5
12
; RUN: llc -verify-machineinstrs -mcpu=pwr7 -mattr=-altivec \
23
; RUN: -mtriple powerpc-ibm-aix-xcoff < %s | FileCheck %s \
34
; RUN: --check-prefix=SMALL32
@@ -25,8 +26,8 @@ define void @storesTGInit(i64 %Val) #0 {
2526
; SMALL32-NEXT: stwu 1, -32(1)
2627
; SMALL32-NEXT: mr 6, 4
2728
; SMALL32-NEXT: mr 7, 3
28-
; SMALL32-NEXT: lwz 3, L..C0(2)
29-
; SMALL32-NEXT: lwz 4, L..C1(2)
29+
; SMALL32-NEXT: lwz 3, L..C0(2) # target-flags(ppc-tlsgdm) @TGInit
30+
; SMALL32-NEXT: lwz 4, L..C1(2) # target-flags(ppc-tlsgd) @TGInit
3031
; SMALL32-NEXT: stw 0, 40(1)
3132
; SMALL32-NEXT: bla .__tls_get_addr[PR]
3233
; SMALL32-NEXT: stw 6, 4(3)
@@ -60,8 +61,8 @@ define void @storesTGInit(i64 %Val) #0 {
6061
; SMALL64-NEXT: mflr 0
6162
; SMALL64-NEXT: stdu 1, -48(1)
6263
; SMALL64-NEXT: mr 6, 3
63-
; SMALL64-NEXT: ld 3, L..C0(2)
64-
; SMALL64-NEXT: ld 4, L..C1(2)
64+
; SMALL64-NEXT: ld 3, L..C0(2) # target-flags(ppc-tlsgdm) @TGInit
65+
; SMALL64-NEXT: ld 4, L..C1(2) # target-flags(ppc-tlsgd) @TGInit
6566
; SMALL64-NEXT: std 0, 64(1)
6667
; SMALL64-NEXT: bla .__tls_get_addr[PR]
6768
; SMALL64-NEXT: std 6, 0(3)
@@ -98,11 +99,11 @@ define void @storesTIUninit(i64 %Val) #0 {
9899
; SMALL32-NEXT: mflr 0
99100
; SMALL32-NEXT: stwu 1, -32(1)
100101
; SMALL32-NEXT: mr 7, 3
101-
; SMALL32-NEXT: lwz 3, L..C2(2)
102+
; SMALL32-NEXT: lwz 3, L..C2(2) # target-flags(ppc-tlsldm) @"_$TLSML"
102103
; SMALL32-NEXT: stw 0, 40(1)
103104
; SMALL32-NEXT: mr 6, 4
104105
; SMALL32-NEXT: bla .__tls_get_mod[PR]
105-
; SMALL32-NEXT: lwz 4, L..C3(2)
106+
; SMALL32-NEXT: lwz 4, L..C3(2) # target-flags(ppc-tlsld) @TIUninit
106107
; SMALL32-NEXT: stwux 7, 3, 4
107108
; SMALL32-NEXT: stw 6, 4(3)
108109
; SMALL32-NEXT: addi 1, 1, 32
@@ -134,10 +135,10 @@ define void @storesTIUninit(i64 %Val) #0 {
134135
; SMALL64-NEXT: mflr 0
135136
; SMALL64-NEXT: stdu 1, -48(1)
136137
; SMALL64-NEXT: mr 6, 3
137-
; SMALL64-NEXT: ld 3, L..C2(2)
138+
; SMALL64-NEXT: ld 3, L..C2(2) # target-flags(ppc-tlsldm) @"_$TLSML"
138139
; SMALL64-NEXT: std 0, 64(1)
139140
; SMALL64-NEXT: bla .__tls_get_mod[PR]
140-
; SMALL64-NEXT: ld 4, L..C3(2)
141+
; SMALL64-NEXT: ld 4, L..C3(2) # target-flags(ppc-tlsld) @TIUninit
141142
; SMALL64-NEXT: stdx 6, 3, 4
142143
; SMALL64-NEXT: addi 1, 1, 48
143144
; SMALL64-NEXT: ld 0, 16(1)
@@ -172,11 +173,11 @@ define void @storesTIInit(i64 %Val) #0 {
172173
; SMALL32-NEXT: mflr 0
173174
; SMALL32-NEXT: stwu 1, -32(1)
174175
; SMALL32-NEXT: mr 7, 3
175-
; SMALL32-NEXT: lwz 3, L..C2(2)
176+
; SMALL32-NEXT: lwz 3, L..C2(2) # target-flags(ppc-tlsldm) @"_$TLSML"
176177
; SMALL32-NEXT: stw 0, 40(1)
177178
; SMALL32-NEXT: mr 6, 4
178179
; SMALL32-NEXT: bla .__tls_get_mod[PR]
179-
; SMALL32-NEXT: lwz 4, L..C4(2)
180+
; SMALL32-NEXT: lwz 4, L..C4(2) # target-flags(ppc-tlsld) @TIInit
180181
; SMALL32-NEXT: stwux 7, 3, 4
181182
; SMALL32-NEXT: stw 6, 4(3)
182183
; SMALL32-NEXT: addi 1, 1, 32
@@ -208,10 +209,10 @@ define void @storesTIInit(i64 %Val) #0 {
208209
; SMALL64-NEXT: mflr 0
209210
; SMALL64-NEXT: stdu 1, -48(1)
210211
; SMALL64-NEXT: mr 6, 3
211-
; SMALL64-NEXT: ld 3, L..C2(2)
212+
; SMALL64-NEXT: ld 3, L..C2(2) # target-flags(ppc-tlsldm) @"_$TLSML"
212213
; SMALL64-NEXT: std 0, 64(1)
213214
; SMALL64-NEXT: bla .__tls_get_mod[PR]
214-
; SMALL64-NEXT: ld 4, L..C4(2)
215+
; SMALL64-NEXT: ld 4, L..C4(2) # target-flags(ppc-tlsld) @TIInit
215216
; SMALL64-NEXT: stdx 6, 3, 4
216217
; SMALL64-NEXT: addi 1, 1, 48
217218
; SMALL64-NEXT: ld 0, 16(1)
@@ -247,8 +248,8 @@ define void @storesTWInit(i64 %Val) #0 {
247248
; SMALL32-NEXT: stwu 1, -32(1)
248249
; SMALL32-NEXT: mr 6, 4
249250
; SMALL32-NEXT: mr 7, 3
250-
; SMALL32-NEXT: lwz 3, L..C5(2)
251-
; SMALL32-NEXT: lwz 4, L..C6(2)
251+
; SMALL32-NEXT: lwz 3, L..C5(2) # target-flags(ppc-tlsgdm) @TWInit
252+
; SMALL32-NEXT: lwz 4, L..C6(2) # target-flags(ppc-tlsgd) @TWInit
252253
; SMALL32-NEXT: stw 0, 40(1)
253254
; SMALL32-NEXT: bla .__tls_get_addr[PR]
254255
; SMALL32-NEXT: stw 6, 4(3)
@@ -282,8 +283,8 @@ define void @storesTWInit(i64 %Val) #0 {
282283
; SMALL64-NEXT: mflr 0
283284
; SMALL64-NEXT: stdu 1, -48(1)
284285
; SMALL64-NEXT: mr 6, 3
285-
; SMALL64-NEXT: ld 3, L..C5(2)
286-
; SMALL64-NEXT: ld 4, L..C6(2)
286+
; SMALL64-NEXT: ld 3, L..C5(2) # target-flags(ppc-tlsgdm) @TWInit
287+
; SMALL64-NEXT: ld 4, L..C6(2) # target-flags(ppc-tlsgd) @TWInit
287288
; SMALL64-NEXT: std 0, 64(1)
288289
; SMALL64-NEXT: bla .__tls_get_addr[PR]
289290
; SMALL64-NEXT: std 6, 0(3)
@@ -319,11 +320,11 @@ define i64 @loadsTGInit() #1 {
319320
; SMALL32: # %bb.0: # %entry
320321
; SMALL32-NEXT: mflr 0
321322
; SMALL32-NEXT: stwu 1, -32(1)
322-
; SMALL32-NEXT: lwz 3, L..C0(2)
323-
; SMALL32-NEXT: lwz 4, L..C1(2)
323+
; SMALL32-NEXT: lwz 3, L..C0(2) # target-flags(ppc-tlsgdm) @TGInit
324+
; SMALL32-NEXT: lwz 4, L..C1(2) # target-flags(ppc-tlsgd) @TGInit
324325
; SMALL32-NEXT: stw 0, 40(1)
325326
; SMALL32-NEXT: bla .__tls_get_addr[PR]
326-
; SMALL32-NEXT: lwz 4, L..C7(2)
327+
; SMALL32-NEXT: lwz 4, L..C7(2) # @GInit
327328
; SMALL32-NEXT: lwz 5, 4(3)
328329
; SMALL32-NEXT: lwz 6, 4(4)
329330
; SMALL32-NEXT: lwz 3, 0(3)
@@ -362,11 +363,11 @@ define i64 @loadsTGInit() #1 {
362363
; SMALL64: # %bb.0: # %entry
363364
; SMALL64-NEXT: mflr 0
364365
; SMALL64-NEXT: stdu 1, -48(1)
365-
; SMALL64-NEXT: ld 3, L..C0(2)
366-
; SMALL64-NEXT: ld 4, L..C1(2)
366+
; SMALL64-NEXT: ld 3, L..C0(2) # target-flags(ppc-tlsgdm) @TGInit
367+
; SMALL64-NEXT: ld 4, L..C1(2) # target-flags(ppc-tlsgd) @TGInit
367368
; SMALL64-NEXT: std 0, 64(1)
368369
; SMALL64-NEXT: bla .__tls_get_addr[PR]
369-
; SMALL64-NEXT: ld 4, L..C7(2)
370+
; SMALL64-NEXT: ld 4, L..C7(2) # @GInit
370371
; SMALL64-NEXT: ld 3, 0(3)
371372
; SMALL64-NEXT: ld 4, 0(4)
372373
; SMALL64-NEXT: add 3, 4, 3
@@ -407,11 +408,11 @@ define i64 @loadsTIUninit() #1 {
407408
; SMALL32: # %bb.0: # %entry
408409
; SMALL32-NEXT: mflr 0
409410
; SMALL32-NEXT: stwu 1, -32(1)
410-
; SMALL32-NEXT: lwz 3, L..C2(2)
411+
; SMALL32-NEXT: lwz 3, L..C2(2) # target-flags(ppc-tlsldm) @"_$TLSML"
411412
; SMALL32-NEXT: stw 0, 40(1)
412413
; SMALL32-NEXT: bla .__tls_get_mod[PR]
413-
; SMALL32-NEXT: lwz 4, L..C3(2)
414-
; SMALL32-NEXT: lwz 5, L..C7(2)
414+
; SMALL32-NEXT: lwz 4, L..C3(2) # target-flags(ppc-tlsld) @TIUninit
415+
; SMALL32-NEXT: lwz 5, L..C7(2) # @GInit
415416
; SMALL32-NEXT: lwzux 6, 3, 4
416417
; SMALL32-NEXT: lwz 4, 4(5)
417418
; SMALL32-NEXT: lwz 3, 4(3)
@@ -450,12 +451,12 @@ define i64 @loadsTIUninit() #1 {
450451
; SMALL64: # %bb.0: # %entry
451452
; SMALL64-NEXT: mflr 0
452453
; SMALL64-NEXT: stdu 1, -48(1)
453-
; SMALL64-NEXT: ld 3, L..C2(2)
454+
; SMALL64-NEXT: ld 3, L..C2(2) # target-flags(ppc-tlsldm) @"_$TLSML"
454455
; SMALL64-NEXT: std 0, 64(1)
455456
; SMALL64-NEXT: bla .__tls_get_mod[PR]
456-
; SMALL64-NEXT: ld 4, L..C3(2)
457+
; SMALL64-NEXT: ld 4, L..C3(2) # target-flags(ppc-tlsld) @TIUninit
457458
; SMALL64-NEXT: ldx 3, 3, 4
458-
; SMALL64-NEXT: ld 4, L..C7(2)
459+
; SMALL64-NEXT: ld 4, L..C7(2) # @GInit
459460
; SMALL64-NEXT: ld 4, 0(4)
460461
; SMALL64-NEXT: add 3, 4, 3
461462
; SMALL64-NEXT: addi 1, 1, 48
@@ -495,11 +496,11 @@ define i64 @loadsTIInit() #1 {
495496
; SMALL32: # %bb.0: # %entry
496497
; SMALL32-NEXT: mflr 0
497498
; SMALL32-NEXT: stwu 1, -32(1)
498-
; SMALL32-NEXT: lwz 3, L..C2(2)
499+
; SMALL32-NEXT: lwz 3, L..C2(2) # target-flags(ppc-tlsldm) @"_$TLSML"
499500
; SMALL32-NEXT: stw 0, 40(1)
500501
; SMALL32-NEXT: bla .__tls_get_mod[PR]
501-
; SMALL32-NEXT: lwz 4, L..C4(2)
502-
; SMALL32-NEXT: lwz 5, L..C7(2)
502+
; SMALL32-NEXT: lwz 4, L..C4(2) # target-flags(ppc-tlsld) @TIInit
503+
; SMALL32-NEXT: lwz 5, L..C7(2) # @GInit
503504
; SMALL32-NEXT: lwzux 6, 3, 4
504505
; SMALL32-NEXT: lwz 4, 4(5)
505506
; SMALL32-NEXT: lwz 3, 4(3)
@@ -538,12 +539,12 @@ define i64 @loadsTIInit() #1 {
538539
; SMALL64: # %bb.0: # %entry
539540
; SMALL64-NEXT: mflr 0
540541
; SMALL64-NEXT: stdu 1, -48(1)
541-
; SMALL64-NEXT: ld 3, L..C2(2)
542+
; SMALL64-NEXT: ld 3, L..C2(2) # target-flags(ppc-tlsldm) @"_$TLSML"
542543
; SMALL64-NEXT: std 0, 64(1)
543544
; SMALL64-NEXT: bla .__tls_get_mod[PR]
544-
; SMALL64-NEXT: ld 4, L..C4(2)
545+
; SMALL64-NEXT: ld 4, L..C4(2) # target-flags(ppc-tlsld) @TIInit
545546
; SMALL64-NEXT: ldx 3, 3, 4
546-
; SMALL64-NEXT: ld 4, L..C7(2)
547+
; SMALL64-NEXT: ld 4, L..C7(2) # @GInit
547548
; SMALL64-NEXT: ld 4, 0(4)
548549
; SMALL64-NEXT: add 3, 4, 3
549550
; SMALL64-NEXT: addi 1, 1, 48
@@ -583,11 +584,11 @@ define i64 @loadsTWInit() #1 {
583584
; SMALL32: # %bb.0: # %entry
584585
; SMALL32-NEXT: mflr 0
585586
; SMALL32-NEXT: stwu 1, -32(1)
586-
; SMALL32-NEXT: lwz 3, L..C5(2)
587-
; SMALL32-NEXT: lwz 4, L..C6(2)
587+
; SMALL32-NEXT: lwz 3, L..C5(2) # target-flags(ppc-tlsgdm) @TWInit
588+
; SMALL32-NEXT: lwz 4, L..C6(2) # target-flags(ppc-tlsgd) @TWInit
588589
; SMALL32-NEXT: stw 0, 40(1)
589590
; SMALL32-NEXT: bla .__tls_get_addr[PR]
590-
; SMALL32-NEXT: lwz 4, L..C7(2)
591+
; SMALL32-NEXT: lwz 4, L..C7(2) # @GInit
591592
; SMALL32-NEXT: lwz 5, 4(3)
592593
; SMALL32-NEXT: lwz 6, 4(4)
593594
; SMALL32-NEXT: lwz 3, 0(3)
@@ -626,11 +627,11 @@ define i64 @loadsTWInit() #1 {
626627
; SMALL64: # %bb.0: # %entry
627628
; SMALL64-NEXT: mflr 0
628629
; SMALL64-NEXT: stdu 1, -48(1)
629-
; SMALL64-NEXT: ld 3, L..C5(2)
630-
; SMALL64-NEXT: ld 4, L..C6(2)
630+
; SMALL64-NEXT: ld 3, L..C5(2) # target-flags(ppc-tlsgdm) @TWInit
631+
; SMALL64-NEXT: ld 4, L..C6(2) # target-flags(ppc-tlsgd) @TWInit
631632
; SMALL64-NEXT: std 0, 64(1)
632633
; SMALL64-NEXT: bla .__tls_get_addr[PR]
633-
; SMALL64-NEXT: ld 4, L..C7(2)
634+
; SMALL64-NEXT: ld 4, L..C7(2) # @GInit
634635
; SMALL64-NEXT: ld 3, 0(3)
635636
; SMALL64-NEXT: ld 4, 0(4)
636637
; SMALL64-NEXT: add 3, 4, 3

0 commit comments

Comments
 (0)