Skip to content

Commit 5a0942c

Browse files
authored
[llvm][NVPTX] Don't emit unused var 'temp_param_reg' (NFC) (#89004)
Don't emit unused variable 'temp_param_reg' which has been around since ae556d3 .
1 parent 4572a2d commit 5a0942c

File tree

5 files changed

+1
-9
lines changed

5 files changed

+1
-9
lines changed

llvm/lib/Target/NVPTX/NVPTXInstrInfo.td

Lines changed: 1 addition & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -3785,8 +3785,7 @@ class Pseudo<dag outs, dag ins, string asmstr, list<dag> pattern>
37853785

37863786
def Callseq_Start :
37873787
NVPTXInst<(outs), (ins i32imm:$amt1, i32imm:$amt2),
3788-
"\\{ // callseq $amt1, $amt2\n"
3789-
"\t.reg .b32 temp_param_reg;",
3788+
"\\{ // callseq $amt1, $amt2",
37903789
[(callseq_start timm:$amt1, timm:$amt2)]>;
37913790
def Callseq_End :
37923791
NVPTXInst<(outs), (ins i32imm:$amt1, i32imm:$amt2),

llvm/test/CodeGen/NVPTX/dynamic_stackalloc.ll

Lines changed: 0 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -17,7 +17,6 @@
1717
; CHECK-32-NEXT: alloca.u32 %r[[ALLOCA:[0-9]]], %r[[SIZE3]], 16;
1818
; CHECK-32-NEXT: cvta.local.u32 %r[[ALLOCA]], %r[[ALLOCA]];
1919
; CHECK-32-NEXT: { // callseq 0, 0
20-
; CHECK-32-NEXT: .reg .b32 temp_param_reg;
2120
; CHECK-32-NEXT: .param .b32 param0;
2221
; CHECK-32-NEXT: st.param.b32 [param0+0], %r[[ALLOCA]];
2322

@@ -27,7 +26,6 @@
2726
; CHECK-64-NEXT: alloca.u64 %rd[[ALLOCA:[0-9]]], %rd[[SIZE3]], 16;
2827
; CHECK-64-NEXT: cvta.local.u64 %rd[[ALLOCA]], %rd[[ALLOCA]];
2928
; CHECK-64-NEXT: { // callseq 0, 0
30-
; CHECK-64-NEXT: .reg .b32 temp_param_reg;
3129
; CHECK-64-NEXT: .param .b64 param0;
3230
; CHECK-64-NEXT: st.param.b64 [param0+0], %rd[[ALLOCA]];
3331

llvm/test/CodeGen/NVPTX/i8x4-instructions.ll

Lines changed: 0 additions & 3 deletions
Original file line numberDiff line numberDiff line change
@@ -827,7 +827,6 @@ define <4 x i8> @test_call(<4 x i8> %a, <4 x i8> %b) #0 {
827827
; CHECK-NEXT: ld.param.u32 %r2, [test_call_param_1];
828828
; CHECK-NEXT: ld.param.u32 %r1, [test_call_param_0];
829829
; CHECK-NEXT: { // callseq 0, 0
830-
; CHECK-NEXT: .reg .b32 temp_param_reg;
831830
; CHECK-NEXT: .param .align 4 .b8 param0[4];
832831
; CHECK-NEXT: st.param.b32 [param0+0], %r1;
833832
; CHECK-NEXT: .param .align 4 .b8 param1[4];
@@ -856,7 +855,6 @@ define <4 x i8> @test_call_flipped(<4 x i8> %a, <4 x i8> %b) #0 {
856855
; CHECK-NEXT: ld.param.u32 %r2, [test_call_flipped_param_1];
857856
; CHECK-NEXT: ld.param.u32 %r1, [test_call_flipped_param_0];
858857
; CHECK-NEXT: { // callseq 1, 0
859-
; CHECK-NEXT: .reg .b32 temp_param_reg;
860858
; CHECK-NEXT: .param .align 4 .b8 param0[4];
861859
; CHECK-NEXT: st.param.b32 [param0+0], %r2;
862860
; CHECK-NEXT: .param .align 4 .b8 param1[4];
@@ -885,7 +883,6 @@ define <4 x i8> @test_tailcall_flipped(<4 x i8> %a, <4 x i8> %b) #0 {
885883
; CHECK-NEXT: ld.param.u32 %r2, [test_tailcall_flipped_param_1];
886884
; CHECK-NEXT: ld.param.u32 %r1, [test_tailcall_flipped_param_0];
887885
; CHECK-NEXT: { // callseq 2, 0
888-
; CHECK-NEXT: .reg .b32 temp_param_reg;
889886
; CHECK-NEXT: .param .align 4 .b8 param0[4];
890887
; CHECK-NEXT: st.param.b32 [param0+0], %r2;
891888
; CHECK-NEXT: .param .align 4 .b8 param1[4];

llvm/test/DebugInfo/NVPTX/dbg-declare-alloca.ll

Lines changed: 0 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -9,7 +9,6 @@
99
; CHECK: add.u64 %rd1, %SP, 0;
1010
; CHECK: .loc 1 5 3 // t.c:5:3
1111
; CHECK: { // callseq 0, 0
12-
; CHECK: .reg .b32 temp_param_reg;
1312
; CHECK: .param .b64 param0;
1413
; CHECK: st.param.b64 [param0+0], %rd1;
1514
; CHECK: call.uni

llvm/test/tools/UpdateTestChecks/update_llc_test_checks/Inputs/nvptx-basic.ll.expected

Lines changed: 0 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -30,7 +30,6 @@ define dso_local void @caller_St8x4(ptr nocapture noundef readonly byval(%struct
3030
; CHECK-NEXT: ld.u64 %rd7, [%SP+24];
3131
; CHECK-NEXT: ld.u64 %rd8, [%SP+16];
3232
; CHECK-NEXT: { // callseq 0, 0
33-
; CHECK-NEXT: .reg .b32 temp_param_reg;
3433
; CHECK-NEXT: .param .align 16 .b8 param0[32];
3534
; CHECK-NEXT: st.param.v2.b64 [param0+0], {%rd6, %rd5};
3635
; CHECK-NEXT: st.param.v2.b64 [param0+16], {%rd8, %rd7};

0 commit comments

Comments
 (0)