Skip to content

Commit 5d60c36

Browse files
committed
Use regular expression to match register names.
llvm-svn: 156656
1 parent 7d878db commit 5d60c36

File tree

1 file changed

+1
-1
lines changed

1 file changed

+1
-1
lines changed

llvm/test/CodeGen/Mips/inlineasm_constraint.ll

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -5,7 +5,7 @@ entry:
55

66
; First I with short
77
; CHECK: #APP
8-
; CHECK: addi $3,$2,4096
8+
; CHECK: addi ${{[0-9]+}},${{[0-9]+}},4096
99
; CHECK: #NO_APP
1010
tail call i16 asm sideeffect "addi $0,$1,$2", "=r,r,I"(i16 7, i16 4096) nounwind
1111

0 commit comments

Comments
 (0)