Skip to content

Commit 5db18e5

Browse files
committed
[lldb] Add amd64 ArchSpec
amd64 is used on OpenBSD.
1 parent 008a39c commit 5db18e5

File tree

2 files changed

+6
-0
lines changed

2 files changed

+6
-0
lines changed

lldb/include/lldb/Utility/ArchSpec.h

Lines changed: 2 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -215,6 +215,8 @@ class ArchSpec {
215215

216216
eCore_x86_64_x86_64,
217217
eCore_x86_64_x86_64h, // Haswell enabled x86_64
218+
eCore_x86_64_amd64,
219+
218220
eCore_hexagon_generic,
219221
eCore_hexagon_hexagonv4,
220222
eCore_hexagon_hexagonv5,

lldb/source/Utility/ArchSpec.cpp

Lines changed: 4 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -218,6 +218,9 @@ static const CoreDefinition g_core_definitions[] = {
218218
ArchSpec::eCore_x86_64_x86_64, "x86_64"},
219219
{eByteOrderLittle, 8, 1, 15, llvm::Triple::x86_64,
220220
ArchSpec::eCore_x86_64_x86_64h, "x86_64h"},
221+
{eByteOrderLittle, 8, 1, 15, llvm::Triple::x86_64,
222+
ArchSpec::eCore_x86_64_amd64, "amd64"},
223+
221224
{eByteOrderLittle, 4, 4, 4, llvm::Triple::hexagon,
222225
ArchSpec::eCore_hexagon_generic, "hexagon"},
223226
{eByteOrderLittle, 4, 4, 4, llvm::Triple::hexagon,
@@ -1227,6 +1230,7 @@ static bool cores_match(const ArchSpec::Core core1, const ArchSpec::Core core2,
12271230
break;
12281231

12291232
case ArchSpec::eCore_x86_64_x86_64h:
1233+
case ArchSpec::eCore_x86_64_amd64:
12301234
if (!enforce_exact_match) {
12311235
try_inverse = false;
12321236
if (core2 == ArchSpec::eCore_x86_64_x86_64)

0 commit comments

Comments
 (0)