Skip to content

Commit 5dc3e00

Browse files
committed
[NVPTX] Refactor OperationOrderings into anonymous namespace to avoid collisions
1 parent 932a902 commit 5dc3e00

File tree

1 file changed

+7
-3
lines changed

1 file changed

+7
-3
lines changed

llvm/lib/Target/NVPTX/NVPTXISelDAGToDAG.cpp

Lines changed: 7 additions & 3 deletions
Original file line numberDiff line numberDiff line change
@@ -714,6 +714,8 @@ static unsigned int getCodeAddrSpace(MemSDNode *N) {
714714
return NVPTX::PTXLdStInstCode::GENERIC;
715715
}
716716

717+
namespace {
718+
717719
struct OperationOrderings {
718720
NVPTX::OrderingUnderlyingType InstrOrdering;
719721
NVPTX::OrderingUnderlyingType FenceOrdering;
@@ -907,11 +909,11 @@ getOperationOrderings(MemSDNode *N, const NVPTXSubtarget *Subtarget) {
907909
// This sets the ordering of the fence to SequentiallyConsistent, and
908910
// sets the corresponding ordering for the instruction.
909911
NVPTX::Ordering InstrOrder;
910-
if (N->readMem()) {
912+
if (N->readMem())
911913
InstrOrder = NVPTX::Ordering::Acquire;
912-
} else if (N->writeMem()) {
914+
else if (N->writeMem())
913915
InstrOrder = NVPTX::Ordering::Release;
914-
} else {
916+
else {
915917
SmallString<256> Msg;
916918
raw_svector_ostream OS(Msg);
917919
OS << "NVPTX does not support SequentiallyConsistent Ordering on "
@@ -934,6 +936,8 @@ getOperationOrderings(MemSDNode *N, const NVPTXSubtarget *Subtarget) {
934936
report_fatal_error(OS.str());
935937
}
936938

939+
} // namespace
940+
937941
static bool canLowerToLDG(MemSDNode *N, const NVPTXSubtarget &Subtarget,
938942
unsigned CodeAddrSpace, MachineFunction *F) {
939943
// We use ldg (i.e. ld.global.nc) for invariant loads from the global address

0 commit comments

Comments
 (0)