Skip to content

Commit 603529b

Browse files
committed
[X86] add/sub signed sat vec tests - regenerate VPTERNLOG comments
1 parent 16298e4 commit 603529b

File tree

2 files changed

+3
-3
lines changed

2 files changed

+3
-3
lines changed

llvm/test/CodeGen/X86/sadd_sat_vec.ll

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -567,7 +567,7 @@ define <16 x i4> @v16i4(<16 x i4> %x, <16 x i4> %y) nounwind {
567567
; AVX512BW-NEXT: vpaddsb %xmm1, %xmm0, %xmm0
568568
; AVX512BW-NEXT: vpsrlw $4, %xmm0, %xmm0
569569
; AVX512BW-NEXT: vpbroadcastb {{.*#+}} xmm1 = [8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8]
570-
; AVX512BW-NEXT: vpternlogd $108, {{\.?LCPI[0-9]+_[0-9]+}}(%rip){1to4}, %xmm1, %xmm0
570+
; AVX512BW-NEXT: vpternlogd {{.*#+}} xmm0 = xmm1 ^ (xmm0 & mem)
571571
; AVX512BW-NEXT: vpsubb %xmm1, %xmm0, %xmm0
572572
; AVX512BW-NEXT: retq
573573
%z = call <16 x i4> @llvm.sadd.sat.v16i4(<16 x i4> %x, <16 x i4> %y)

llvm/test/CodeGen/X86/ssub_sat_vec.ll

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -567,7 +567,7 @@ define <16 x i4> @v16i4(<16 x i4> %x, <16 x i4> %y) nounwind {
567567
; AVX512BW-NEXT: vpsubsb %xmm1, %xmm0, %xmm0
568568
; AVX512BW-NEXT: vpsrlw $4, %xmm0, %xmm0
569569
; AVX512BW-NEXT: vpbroadcastb {{.*#+}} xmm1 = [8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8]
570-
; AVX512BW-NEXT: vpternlogd $108, {{\.?LCPI[0-9]+_[0-9]+}}(%rip){1to4}, %xmm1, %xmm0
570+
; AVX512BW-NEXT: vpternlogd {{.*#+}} xmm0 = xmm1 ^ (xmm0 & mem)
571571
; AVX512BW-NEXT: vpsubb %xmm1, %xmm0, %xmm0
572572
; AVX512BW-NEXT: retq
573573
%z = call <16 x i4> @llvm.ssub.sat.v16i4(<16 x i4> %x, <16 x i4> %y)
@@ -601,7 +601,7 @@ define <16 x i1> @v16i1(<16 x i1> %x, <16 x i1> %y) nounwind {
601601
;
602602
; AVX512BW-LABEL: v16i1:
603603
; AVX512BW: # %bb.0:
604-
; AVX512BW-NEXT: vpternlogd $96, {{\.?LCPI[0-9]+_[0-9]+}}(%rip){1to4}, %xmm1, %xmm0
604+
; AVX512BW-NEXT: vpternlogd {{.*#+}} xmm0 = xmm0 & (xmm1 ^ mem)
605605
; AVX512BW-NEXT: retq
606606
%z = call <16 x i1> @llvm.ssub.sat.v16i1(<16 x i1> %x, <16 x i1> %y)
607607
ret <16 x i1> %z

0 commit comments

Comments
 (0)