Skip to content

Commit 6cd2f72

Browse files
committed
fixup! [AMDGPU] - Add address space for strided buffers
1 parent 0ae0606 commit 6cd2f72

File tree

1 file changed

+3
-4
lines changed

1 file changed

+3
-4
lines changed

llvm/docs/AMDGPUUsage.rst

Lines changed: 3 additions & 4 deletions
Original file line numberDiff line numberDiff line change
@@ -868,13 +868,12 @@ supported for the ``amdgcn`` target.
868868
**Buffer Strided Pointer**
869869
The buffer index pointer is an experimental address space. It is supposed to
870870
model a 128-bit buffer descriptor and a 32-bit offset, like the **Buffer Fat
871-
Pointer**. Additionally, it contains an index into the descriptor, which
871+
Pointer**. Additionally, it contains an index into the buffer, which
872872
allows the direct addressing of structured elements.
873873

874874
The buffer descriptor must be *raw*:
875-
the stride is the size of a structured element, the "add tid" flag must be 0, the
876-
swizzle eneable bits must be off, and the extent (NumRecords) must be measured in
877-
elements.
875+
the stride is the size of a structured element, the "add tid" flag must be 0,
876+
and the swizzle enable bits must be off.
878877

879878
**Streamout Registers**
880879
Dedicated registers used by the GS NGG Streamout Instructions. The register

0 commit comments

Comments
 (0)