Skip to content

Commit 6ce13ca

Browse files
committed
[RISCV][CFI] enable CFIFixup pass in RISCVTargetMachine
1 parent b6a7d6b commit 6ce13ca

File tree

1 file changed

+2
-0
lines changed

1 file changed

+2
-0
lines changed

llvm/lib/Target/RISCV/RISCVTargetMachine.cpp

Lines changed: 2 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -170,6 +170,8 @@ RISCVTargetMachine::RISCVTargetMachine(const Target &T, const Triple &TT,
170170

171171
if (TT.isOSFuchsia() && !TT.isArch64Bit())
172172
report_fatal_error("Fuchsia is only supported for 64-bit");
173+
174+
setCFIFixup(true);
173175
}
174176

175177
const RISCVSubtarget *

0 commit comments

Comments
 (0)