Skip to content

Commit 6f9696d

Browse files
committed
Fixup! Typo.
1 parent efd4576 commit 6f9696d

File tree

1 file changed

+2
-2
lines changed

1 file changed

+2
-2
lines changed

llvm/lib/Target/RISCV/RISCVTargetTransformInfo.cpp

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -2004,8 +2004,8 @@ InstructionCost RISCVTTIImpl::getVectorInstrCost(unsigned Opcode, Type *Val,
20042004
BaseCost = Opcode == Instruction::InsertElement ? 3 : 4;
20052005
}
20062006

2007-
// When the vector need to split into multiple register groups and the index
2008-
// exceed single vector resgister group, we need to extract the element via
2007+
// When the vector needs to split into multiple register groups and the index
2008+
// exceeds single vector register group, we need to extract the element via
20092009
// stack.
20102010
if (Opcode == Instruction::ExtractElement && LT.first > 1 &&
20112011
((Index == -1U) || (Index > LT.second.getVectorMinNumElements() &&

0 commit comments

Comments
 (0)