@@ -1423,7 +1423,7 @@ Register RAGreedy::tryInstructionSplit(const LiveInterval &VirtReg,
1423
1423
bool SplitSubClass = true ;
1424
1424
if (!RegClassInfo.isProperSubClass (CurRC)) {
1425
1425
if (!VirtReg.hasSubRanges ())
1426
- return 0 ;
1426
+ return Register () ;
1427
1427
SplitSubClass = false ;
1428
1428
}
1429
1429
@@ -1434,7 +1434,7 @@ Register RAGreedy::tryInstructionSplit(const LiveInterval &VirtReg,
1434
1434
1435
1435
ArrayRef<SlotIndex> Uses = SA->getUseSlots ();
1436
1436
if (Uses.size () <= 1 )
1437
- return 0 ;
1437
+ return Register () ;
1438
1438
1439
1439
LLVM_DEBUG (dbgs () << " Split around " << Uses.size ()
1440
1440
<< " individual instrs.\n " );
@@ -1586,7 +1586,7 @@ Register RAGreedy::tryLocalSplit(const LiveInterval &VirtReg,
1586
1586
1587
1587
ArrayRef<SlotIndex> Uses = SA->getUseSlots ();
1588
1588
if (Uses.size () <= 2 )
1589
- return 0 ;
1589
+ return Register () ;
1590
1590
const unsigned NumGaps = Uses.size ()-1 ;
1591
1591
1592
1592
LLVM_DEBUG ({
@@ -2184,7 +2184,7 @@ MCRegister RAGreedy::selectOrSplit(const LiveInterval &VirtReg,
2184
2184
// / range can have lower cost than using the CSR for the first time;
2185
2185
// / Spilling a live range in the cold path can have lower cost than using
2186
2186
// / the CSR for the first time. Returns the physical register if we decide
2187
- // / to use the CSR; otherwise return 0 .
2187
+ // / to use the CSR; otherwise return MCRegister() .
2188
2188
MCRegister RAGreedy::tryAssignCSRFirstTime (
2189
2189
const LiveInterval &VirtReg, AllocationOrder &Order, MCRegister PhysReg,
2190
2190
uint8_t &CostPerUseLimit, SmallVectorImpl<Register> &NewVRegs) {
0 commit comments