Skip to content

Commit 7017efa

Browse files
committed
Fix typo "widended"
1 parent 340054e commit 7017efa

File tree

3 files changed

+4
-4
lines changed

3 files changed

+4
-4
lines changed

llvm/lib/Target/AMDGPU/SIISelLowering.cpp

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -14386,8 +14386,8 @@ SDValue SITargetLowering::PerformDAGCombine(SDNode *N,
1438614386
case ISD::FP_ROUND:
1438714387
return performFPRoundCombine(N, DCI);
1438814388
case ISD::LOAD: {
14389-
if (SDValue Widended = widenLoad(cast<LoadSDNode>(N), DCI))
14390-
return Widended;
14389+
if (SDValue Widened = widenLoad(cast<LoadSDNode>(N), DCI))
14390+
return Widened;
1439114391
[[fallthrough]];
1439214392
}
1439314393
default: {

llvm/lib/Transforms/Utils/SimplifyIndVar.cpp

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -1753,7 +1753,7 @@ Instruction *WidenIV::widenIVUse(WidenIV::NarrowIVDefUse DU, SCEVExpander &Rewri
17531753
}
17541754

17551755
// This narrow use can be widened by a sext if it's non-negative or its narrow
1756-
// def was widended by a sext. Same for zext.
1756+
// def was widened by a sext. Same for zext.
17571757
auto canWidenBySExt = [&]() {
17581758
return DU.NeverNegative || getExtendKind(DU.NarrowDef) == ExtendKind::Sign;
17591759
};

llvm/test/Transforms/LoopVectorize/optimal-epilog-vectorization.ll

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -662,7 +662,7 @@ outer.latch:
662662
br label %outer.header
663663
}
664664

665-
; Check handling of widended/truncated inductions.
665+
; Check handling of widened/truncated inductions.
666666
define void @f4(ptr noalias %A, i32 signext %n) {
667667
; CHECK-LABEL: @f4(
668668
; CHECK-NEXT: iter.check:

0 commit comments

Comments
 (0)