Skip to content

Commit 735ce76

Browse files
committed
Address review comments
1 parent 301e640 commit 735ce76

File tree

1 file changed

+1
-1
lines changed

1 file changed

+1
-1
lines changed

llvm/test/CodeGen/RISCV/rvv/scalable-vectors-interleaved-access.ll

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -125,7 +125,7 @@ define void @store_factor2_v2(<vscale x 1 x i32> %v0, <vscale x 1 x i32> %v1, pt
125125
ret void
126126
}
127127

128-
; Expecting uni-strde store here rather than segmented store.
128+
; Expecting unit-stride store here rather than segmented store.
129129
define void @store_factor2_const_splat(ptr %dst) {
130130
; RV32-LABEL: store_factor2_const_splat:
131131
; RV32: # %bb.0:

0 commit comments

Comments
 (0)