[AMDGPU] Fix and add namespace closing comments. NFC.

Author: jayfoad

llvm/lib/Target/AMDGPU/AMDGPUAttributor.cpp

@@ -24,7 +24,7 @@
 
 namespace llvm {
 void initializeCycleInfoWrapperPassPass(PassRegistry &);
-}
+} // namespace llvm
 
 using namespace llvm;
 

llvm/lib/Target/AMDGPU/AMDGPUCallLowering.cpp

@@ -260,7 +260,7 @@ struct AMDGPUOutgoingArgHandler : public AMDGPUOutgoingValueHandler {
     assignValueToAddress(ValVReg, Addr, MemTy, MPO, VA);
   }
 };
-}
+} // anonymous namespace
 
 AMDGPUCallLowering::AMDGPUCallLowering(const AMDGPUTargetLowering &TLI)
   : CallLowering(&TLI) {

llvm/lib/Target/AMDGPU/AMDGPULibCalls.cpp

@@ -147,7 +147,7 @@ class AMDGPULibCalls {
   bool useNative(CallInst *CI);
 };
 
-} // end llvm namespace
+} // end namespace llvm
 
 template <typename IRB>
 static CallInst *CreateCallEx(IRB &B, FunctionCallee Callee, Value *Arg,
@@ -899,7 +899,7 @@ static double log2(double V) {
   return log(V) / numbers::ln2;
 #endif
 }
-}
+} // namespace llvm
 
 bool AMDGPULibCalls::fold_pow(FPMathOperator *FPOp, IRBuilder<> &B,
                               const FuncInfo &FInfo) {

llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp

@@ -199,7 +199,7 @@ class ApplyRegBankMapping final : public GISelChangeObserver {
   }
 };
 
-}
+} // anonymous namespace
 
 AMDGPURegisterBankInfo::AMDGPURegisterBankInfo(const GCNSubtarget &ST)
     : Subtarget(ST), TRI(Subtarget.getRegisterInfo()),

llvm/lib/Target/AMDGPU/AMDGPURemoveIncompatibleFunctions.cpp

@@ -28,7 +28,7 @@ using namespace llvm;
 namespace llvm {
 extern const SubtargetFeatureKV
     AMDGPUFeatureKV[AMDGPU::NumSubtargetFeatures - 1];
-}
+} // namespace llvm
 
 namespace {
 

llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp

@@ -177,7 +177,7 @@ static VGPRRegisterRegAlloc greedyRegAllocVGPR(
 
 static VGPRRegisterRegAlloc fastRegAllocVGPR(
   "fast", "fast register allocator", createFastVGPRRegisterAllocator);
-}
+} // anonymous namespace
 
 static cl::opt<bool>
 EnableEarlyIfConversion("amdgpu-early-ifcvt", cl::Hidden,

llvm/lib/Target/AMDGPU/GCNILPSched.cpp

@@ -359,4 +359,4 @@ std::vector<const SUnit*> makeGCNILPScheduler(ArrayRef<const SUnit*> BotRoots,
   GCNILPScheduler S;
   return S.schedule(BotRoots, DAG);
 }
-}
+} // namespace llvm

llvm/lib/Target/AMDGPU/GCNIterativeScheduler.cpp

@@ -24,9 +24,9 @@ namespace llvm {
 std::vector<const SUnit *> makeMinRegSchedule(ArrayRef<const SUnit *> TopRoots,
                                               const ScheduleDAG &DAG);
 
-  std::vector<const SUnit*> makeGCNILPScheduler(ArrayRef<const SUnit*> BotRoots,
-    const ScheduleDAG &DAG);
-}
+std::vector<const SUnit *> makeGCNILPScheduler(ArrayRef<const SUnit *> BotRoots,
+                                               const ScheduleDAG &DAG);
+} // namespace llvm
 
 // shim accessors for different order containers
 static inline MachineInstr *getMachineInstr(MachineInstr *MI) {

llvm/lib/Target/AMDGPU/MCTargetDesc/AMDGPUELFStreamer.cpp

@@ -26,7 +26,7 @@ class AMDGPUELFStreamer : public MCELFStreamer {
                       std::move(Emitter)) {}
 };
 
-}
+} // anonymous namespace
 
 MCELFStreamer *
 llvm::createAMDGPUELFStreamer(const Triple &T, MCContext &Context,

llvm/lib/Target/AMDGPU/SIInstrInfo.cpp

@@ -45,8 +45,7 @@ namespace llvm::AMDGPU {
 #define GET_ImageDimIntrinsicTable_IMPL
 #define GET_RsrcIntrinsics_IMPL
 #include "AMDGPUGenSearchableTables.inc"
-}
-
+} // namespace llvm::AMDGPU
 
 // Must be at least 4 to be able to branch over minimum unconditional branch
 // code. This is only for making it possible to write reasonably small tests for

llvm/lib/Target/AMDGPU/SIMemoryLegalizer.cpp

@@ -748,7 +748,7 @@ static SIAtomicAddrSpace getFenceAddrSpaceMMRA(const MachineInstr &MI,
   return (Result != SIAtomicAddrSpace::NONE) ? Result : Default;
 }
 
-} // end namespace anonymous
+} // end anonymous namespace
 
 void SIMemOpAccess::reportUnsupported(const MachineBasicBlock::iterator &MI,
                                       const char *Msg) const {

llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp

@@ -153,7 +153,7 @@ inline unsigned getSaSdstBitWidth() { return 1; }
 /// \returns SaSdst bit shift
 inline unsigned getSaSdstBitShift() { return 0; }
 
-} // end namespace anonymous
+} // end anonymous namespace
 
 namespace llvm {