Skip to content

Commit 75bb25b

Browse files
committed
[Xtensa] Use asMCReg after #128095
1 parent 7e10b6f commit 75bb25b

File tree

1 file changed

+6
-4
lines changed

1 file changed

+6
-4
lines changed

llvm/lib/Target/Xtensa/XtensaFrameLowering.cpp

Lines changed: 6 additions & 4 deletions
Original file line numberDiff line numberDiff line change
@@ -83,10 +83,11 @@ void XtensaFrameLowering::emitPrologue(MachineFunction &MF,
8383
if (MBBI->getOpcode() == TargetOpcode::COPY && Info.isSpilledToReg()) {
8484
Register DstReg = MBBI->getOperand(0).getReg();
8585
Register Reg = MBBI->getOperand(1).getReg();
86-
IsStoreInst = (Info.getDstReg() == DstReg) && (Info.getReg() == Reg);
86+
IsStoreInst =
87+
Info.getDstReg() == DstReg && Info.getReg() == Reg.asMCReg();
8788
} else {
8889
Register Reg = TII.isStoreToStackSlot(*MBBI, StoreFI);
89-
IsStoreInst = (Reg == Info.getReg()) && (StoreFI == FI);
90+
IsStoreInst = Reg.asMCReg() == Info.getReg() && StoreFI == FI;
9091
}
9192
assert(IsStoreInst &&
9293
"Unexpected callee-saved register store instruction");
@@ -168,10 +169,11 @@ void XtensaFrameLowering::emitEpilogue(MachineFunction &MF,
168169
if (I->getOpcode() == TargetOpcode::COPY && Info.isSpilledToReg()) {
169170
Register Reg = I->getOperand(0).getReg();
170171
Register DstReg = I->getOperand(1).getReg();
171-
IsRestoreInst = (Info.getDstReg() == DstReg) && (Info.getReg() == Reg);
172+
IsRestoreInst =
173+
Info.getDstReg() == DstReg && Info.getReg() == Reg.asMCReg();
172174
} else {
173175
Register Reg = TII.isLoadFromStackSlot(*I, LoadFI);
174-
IsRestoreInst = (Info.getReg() == Reg) && (LoadFI == FI);
176+
IsRestoreInst = Info.getReg() == Reg.asMCReg() && LoadFI == FI;
175177
}
176178
assert(IsRestoreInst &&
177179
"Unexpected callee-saved register restore instruction");

0 commit comments

Comments
 (0)