Skip to content

Commit 772f855

Browse files
committed
clang-format changes
1 parent 8559b6d commit 772f855

File tree

2 files changed

+8
-6
lines changed

2 files changed

+8
-6
lines changed

llvm/lib/CodeGen/ExpandFp.cpp

Lines changed: 6 additions & 5 deletions
Original file line numberDiff line numberDiff line change
@@ -27,8 +27,8 @@
2727
#include "llvm/CodeGen/TargetSubtargetInfo.h"
2828
#include "llvm/IR/IRBuilder.h"
2929
#include "llvm/IR/InstIterator.h"
30-
#include "llvm/IR/PassManager.h"
3130
#include "llvm/IR/Module.h"
31+
#include "llvm/IR/PassManager.h"
3232
#include "llvm/IR/RuntimeLibcalls.h"
3333
#include "llvm/InitializePasses.h"
3434
#include "llvm/Pass.h"
@@ -255,9 +255,9 @@ class FRemExpander {
255255

256256
/// Return a value that is NaN if one of the corner cases concerning
257257
/// the inputs \p X and \p Y is detected, and \p Ret otherwise.
258-
Value *handleInputCornerCases(Value *Ret, Value *X,
259-
Value *Y, std::optional<SimplifyQuery> &SQ,
260-
bool NoInfs) const {
258+
Value *handleInputCornerCases(Value *Ret, Value *X, Value *Y,
259+
std::optional<SimplifyQuery> &SQ,
260+
bool NoInfs) const {
261261
// Build:
262262
// ret = y == 0.0f ? QNAN_ComputeFpTy : ret;
263263
// bool c = !BUILTIN_ISNAN_ComputeFpTy(y) &&
@@ -1075,7 +1075,8 @@ static bool runImpl(Function &F, const TargetLowering &TLI,
10751075

10761076
namespace {
10771077
class ExpandFpLegacyPass : public FunctionPass {
1078-
CodeGenOptLevel OptLevel;
1078+
CodeGenOptLevel OptLevel;
1079+
10791080
public:
10801081
static char ID;
10811082

llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp

Lines changed: 2 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -1423,7 +1423,8 @@ SDValue AMDGPUTargetLowering::LowerOperation(SDValue Op,
14231423
case ISD::CONCAT_VECTORS: return LowerCONCAT_VECTORS(Op, DAG);
14241424
case ISD::EXTRACT_SUBVECTOR: return LowerEXTRACT_SUBVECTOR(Op, DAG);
14251425
case ISD::UDIVREM: return LowerUDIVREM(Op, DAG);
1426-
case ISD::SDIVREM: return LowerSDIVREM(Op, DAG);
1426+
case ISD::SDIVREM:
1427+
return LowerSDIVREM(Op, DAG);
14271428
case ISD::FCEIL: return LowerFCEIL(Op, DAG);
14281429
case ISD::FTRUNC: return LowerFTRUNC(Op, DAG);
14291430
case ISD::FRINT: return LowerFRINT(Op, DAG);

0 commit comments

Comments
 (0)