Skip to content

Commit 77f1507

Browse files
committed
Remove if
1 parent 07f4d5a commit 77f1507

File tree

1 file changed

+0
-6
lines changed

1 file changed

+0
-6
lines changed

llvm/lib/Target/RISCV/RISCVISelDAGToDAG.cpp

Lines changed: 0 additions & 6 deletions
Original file line numberDiff line numberDiff line change
@@ -2459,12 +2459,6 @@ bool RISCVDAGToDAGISel::SelectAddrRegImmLsb00000(SDValue Addr, SDValue &Base,
24592459
SDLoc DL(Addr);
24602460
MVT VT = Addr.getSimpleValueType();
24612461

2462-
if (Addr.getOpcode() == RISCVISD::ADD_LO) {
2463-
Base = Addr;
2464-
Offset = CurDAG->getTargetConstant(0, DL, VT);
2465-
return true;
2466-
}
2467-
24682462
if (CurDAG->isBaseWithConstantOffset(Addr)) {
24692463
int64_t CVal = cast<ConstantSDNode>(Addr.getOperand(1))->getSExtValue();
24702464
if (isInt<12>(CVal)) {

0 commit comments

Comments
 (0)