|
| 1 | +# NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py |
| 2 | +# RUN: llc -o - %s -mtriple=armv7-- -run-pass=machine-sink | FileCheck %s |
| 3 | + |
| 4 | +name: sink-store-load-dep |
| 5 | +tracksRegLiveness: true |
| 6 | +stack: |
| 7 | + - { id: 0, type: default, size: 8, alignment: 8 } |
| 8 | +body: | |
| 9 | + bb.0: |
| 10 | + ; FIXME: This is a miscompilation. |
| 11 | + ; CHECK-LABEL: name: sink-store-load-dep |
| 12 | + ; CHECK: bb.0: |
| 13 | + ; CHECK: [[LDRi12_:%[0-9]+]]:gpr = LDRi12 %stack.0, 0, 14 /* CC::al */, $noreg :: (load (s32)) |
| 14 | + ; CHECK-NEXT: [[MOVi:%[0-9]+]]:gpr = MOVi 55296, 14 /* CC::al */, $noreg, $noreg |
| 15 | + ; CHECK-NEXT: [[MOVi1:%[0-9]+]]:gpr = MOVi 0, 14 /* CC::al */, $noreg, $noreg |
| 16 | + ; CHECK-NEXT: early-clobber %5:gpr = STRH_PRE [[MOVi:%[0-9]+]], [[LDRi12_:%[0-9]+]], [[MOVi1:%[0-9]+]], 0, 14 /* CC::al */, $noreg |
| 17 | + ; CHECK-NEXT: [[SUBri:%.*]]:gpr = SUBri [[LDRi12_:%[0-9]+]], 0, 14 /* CC::al */, $noreg, $noreg |
| 18 | + ; CHECK: bb.2: |
| 19 | + ; CHECK-NEXT: [[ADDri1:%[0-9]+]]:gpr = ADDri [[LDRi12_:%[0-9]+]], 0, 14 /* CC::al */, $noreg, $noreg |
| 20 | + ; CHECK-NEXT: [[LDRH:%[0-9]+]]:gpr = LDRH [[ADDri1:%[0-9]+]], $noreg, 0, 14 /* CC::al */, $noreg :: (load (s16)) |
| 21 | + ; CHECK-NEXT: [[MOVi2:%[0-9]+]]:gpr = MOVi [[LDRH:%[0-9]+]], 14 /* CC::al */, $noreg, $noreg |
| 22 | + %0:gpr = LDRi12 %stack.0, 0, 14, $noreg :: (load (s32)) |
| 23 | + %1:gpr = MOVi 55296, 14, $noreg, $noreg |
| 24 | + %2:gpr = ADDri %0:gpr, 0, 14, $noreg, $noreg |
| 25 | + %3:gpr = LDRH killed %2:gpr, $noreg, 0, 14, $noreg :: (load (s16)) |
| 26 | + %4:gpr = MOVi 0, 14, $noreg, $noreg |
| 27 | + early-clobber %5:gpr = STRH_PRE %1:gpr, %0:gpr, %4:gpr, 0, 14, $noreg |
| 28 | + %6:gpr = SUBri killed %0:gpr, 0, 14, $noreg, $noreg |
| 29 | + CMPri %6:gpr, 0, 14, $noreg, implicit-def $cpsr |
| 30 | + Bcc %bb.2, 3, $cpsr |
| 31 | + B %bb.1 |
| 32 | +
|
| 33 | + bb.1: |
| 34 | + %8:gpr = MOVi 0, 14, $noreg, $noreg |
| 35 | + $r0 = COPY %8:gpr |
| 36 | + BX_RET 14, $noreg, implicit $r0 |
| 37 | +
|
| 38 | + bb.2: |
| 39 | + %9:gpr = MOVi %3:gpr, 14, $noreg, $noreg |
| 40 | + $r0 = COPY %9:gpr |
| 41 | + BX_RET 14, $noreg, implicit $r0 |
| 42 | +... |
0 commit comments