Skip to content

Commit 797a580

Browse files
authored
AMDGPU: Use poison instead of undef in more lowerings (#139208)
1 parent 865fb9c commit 797a580

File tree

1 file changed

+3
-3
lines changed

1 file changed

+3
-3
lines changed

llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp

Lines changed: 3 additions & 3 deletions
Original file line numberDiff line numberDiff line change
@@ -1391,7 +1391,7 @@ SDValue AMDGPUTargetLowering::lowerUnhandledCall(CallLoweringInfo &CLI,
13911391

13921392
if (!CLI.IsTailCall) {
13931393
for (ISD::InputArg &Arg : CLI.Ins)
1394-
InVals.push_back(DAG.getUNDEF(Arg.VT));
1394+
InVals.push_back(DAG.getPOISON(Arg.VT));
13951395
}
13961396

13971397
return DAG.getEntryNode();
@@ -1537,7 +1537,7 @@ SDValue AMDGPUTargetLowering::LowerGlobalAddress(AMDGPUMachineFunction* MFI,
15371537
SDValue OutputChain = DAG.getNode(ISD::TokenFactor, DL, MVT::Other,
15381538
Trap, DAG.getRoot());
15391539
DAG.setRoot(OutputChain);
1540-
return DAG.getUNDEF(Op.getValueType());
1540+
return DAG.getPOISON(Op.getValueType());
15411541
}
15421542

15431543
// XXX: What does the value of G->getOffset() mean?
@@ -1859,7 +1859,7 @@ SDValue AMDGPUTargetLowering::SplitVectorLoad(const SDValue Op,
18591859
// This is the case that the vector is power of two so was evenly split.
18601860
Join = DAG.getNode(ISD::CONCAT_VECTORS, SL, VT, LoLoad, HiLoad);
18611861
} else {
1862-
Join = DAG.getNode(ISD::INSERT_SUBVECTOR, SL, VT, DAG.getUNDEF(VT), LoLoad,
1862+
Join = DAG.getNode(ISD::INSERT_SUBVECTOR, SL, VT, DAG.getPOISON(VT), LoLoad,
18631863
DAG.getVectorIdxConstant(0, SL));
18641864
Join = DAG.getNode(
18651865
HiVT.isVector() ? ISD::INSERT_SUBVECTOR : ISD::INSERT_VECTOR_ELT, SL,

0 commit comments

Comments
 (0)