@@ -1391,7 +1391,7 @@ SDValue AMDGPUTargetLowering::lowerUnhandledCall(CallLoweringInfo &CLI,
1391
1391
1392
1392
if (!CLI.IsTailCall ) {
1393
1393
for (ISD::InputArg &Arg : CLI.Ins )
1394
- InVals.push_back (DAG.getUNDEF (Arg.VT ));
1394
+ InVals.push_back (DAG.getPOISON (Arg.VT ));
1395
1395
}
1396
1396
1397
1397
return DAG.getEntryNode ();
@@ -1537,7 +1537,7 @@ SDValue AMDGPUTargetLowering::LowerGlobalAddress(AMDGPUMachineFunction* MFI,
1537
1537
SDValue OutputChain = DAG.getNode (ISD::TokenFactor, DL, MVT::Other,
1538
1538
Trap, DAG.getRoot ());
1539
1539
DAG.setRoot (OutputChain);
1540
- return DAG.getUNDEF (Op.getValueType ());
1540
+ return DAG.getPOISON (Op.getValueType ());
1541
1541
}
1542
1542
1543
1543
// XXX: What does the value of G->getOffset() mean?
@@ -1859,7 +1859,7 @@ SDValue AMDGPUTargetLowering::SplitVectorLoad(const SDValue Op,
1859
1859
// This is the case that the vector is power of two so was evenly split.
1860
1860
Join = DAG.getNode (ISD::CONCAT_VECTORS, SL, VT, LoLoad, HiLoad);
1861
1861
} else {
1862
- Join = DAG.getNode (ISD::INSERT_SUBVECTOR, SL, VT, DAG.getUNDEF (VT), LoLoad,
1862
+ Join = DAG.getNode (ISD::INSERT_SUBVECTOR, SL, VT, DAG.getPOISON (VT), LoLoad,
1863
1863
DAG.getVectorIdxConstant (0 , SL));
1864
1864
Join = DAG.getNode (
1865
1865
HiVT.isVector () ? ISD::INSERT_SUBVECTOR : ISD::INSERT_VECTOR_ELT, SL,
0 commit comments