Skip to content

Commit 7a46d33

Browse files
committed
[NVPTX] Add intrinsics for st.bulk instruction
Adds NVVM intrinsics and NVPTX codegen for the `st.bulk` instruction introduced in ptx8.6 for sm_100. Tests added in `CodeGen/NVPTX/st_bulk.ll` and verified through ptxas 12.8.0. PTX Spec Reference: https://docs.nvidia.com/cuda/parallel-thread-execution/#data-movement-and-conversion-instructions-st-bulk
1 parent 3cccb20 commit 7a46d33

File tree

3 files changed

+74
-0
lines changed

3 files changed

+74
-0
lines changed

llvm/include/llvm/IR/IntrinsicsNVVM.td

Lines changed: 14 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -5261,4 +5261,18 @@ foreach shape = ["16x64b", "16x128b", "16x256b", "32x32b", "16x32bx2"] in {
52615261
}
52625262
}
52635263

5264+
//
5265+
// Bulk store intrinsics
5266+
//
5267+
5268+
def int_nvvm_st_bulk: DefaultAttrsIntrinsic<[],
5269+
[llvm_global_ptr_ty, llvm_i64_ty, llvm_i64_ty],
5270+
[IntrArgMemOnly, IntrWriteMem,
5271+
WriteOnly<ArgIndex<0>>, NoCapture<ArgIndex<0>>, ImmArg<ArgIndex<2>>]>;
5272+
5273+
def int_nvvm_st_bulk_shared_cta : DefaultAttrsIntrinsic<[],
5274+
[llvm_shared_ptr_ty, llvm_i64_ty, llvm_i64_ty],
5275+
[IntrArgMemOnly, IntrWriteMem,
5276+
WriteOnly<ArgIndex<0>>, NoCapture<ArgIndex<0>>, ImmArg<ArgIndex<2>>]>;
5277+
52645278
} // let TargetPrefix = "nvvm"

llvm/lib/Target/NVPTX/NVPTXIntrinsics.td

Lines changed: 14 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -7766,3 +7766,17 @@ foreach shape = ["16x64b", "16x128b", "16x256b", "32x32b", "16x32bx2"] in {
77667766
}
77677767

77687768
} // isConvergent
7769+
7770+
// Bulk store instructions
7771+
7772+
def INT_NVVM_ST_BULK_GENERIC :
7773+
NVPTXInst<(outs), (ins ADDR:$dest_addr, Int64Regs:$size),
7774+
"st.bulk [$dest_addr], $size, 0;",
7775+
[(int_nvvm_st_bulk addr:$dest_addr, i64:$size, (i64 0))]>,
7776+
Requires<[hasSM<100>, hasPTX<86>]>;
7777+
7778+
def INT_NVVM_ST_BULK_SHARED_CTA:
7779+
NVPTXInst<(outs), (ins ADDR:$dest_addr, Int64Regs:$size),
7780+
"st.bulk.shared::cta [$dest_addr], $size, 0;",
7781+
[(int_nvvm_st_bulk_shared_cta addr:$dest_addr, i64:$size, (i64 0))]>,
7782+
Requires<[hasSM<100>, hasPTX<86>]>;

llvm/test/CodeGen/NVPTX/st_bulk.ll

Lines changed: 46 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,46 @@
1+
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py UTC_ARGS: --version 5
2+
; RUN: llc < %s -mtriple=nvptx64 -mcpu=sm_100 -mattr=+ptx86 | FileCheck --check-prefixes=CHECK,CHECK-PTX64 %s
3+
; RUN: llc < %s -mtriple=nvptx64 -mcpu=sm_100 -mattr=+ptx86 --nvptx-short-ptr | FileCheck --check-prefixes=CHECK,CHECK-PTX-SHARED32 %s
4+
; RUN: %if ptxas-12.8 %{ llc < %s -mtriple=nvptx64 -mcpu=sm_100 -mattr=+ptx86 | %ptxas-verify -arch=sm_100 %}
5+
; RUN: %if ptxas-12.8 %{ llc < %s -mtriple=nvptx64 -mcpu=sm_100 -mattr=+ptx86 --nvptx-short-ptr | %ptxas-verify -arch=sm_100 %}
6+
7+
declare void @llvm.nvvm.st.bulk(ptr addrspace(1), i64, i64)
8+
define void @st_bulk(ptr addrspace(1) %dest_addr, i64 %size) {
9+
; CHECK-LABEL: st_bulk(
10+
; CHECK: {
11+
; CHECK-NEXT: .reg .b64 %rd<3>;
12+
; CHECK-EMPTY:
13+
; CHECK-NEXT: // %bb.0:
14+
; CHECK-NEXT: ld.param.u64 %rd1, [st_bulk_param_0];
15+
; CHECK-NEXT: ld.param.u64 %rd2, [st_bulk_param_1];
16+
; CHECK-NEXT: st.bulk [%rd1], %rd2, 0;
17+
; CHECK-NEXT: ret;
18+
call void @llvm.nvvm.st.bulk(ptr addrspace(1) %dest_addr, i64 %size, i64 0)
19+
ret void
20+
}
21+
22+
declare void @llvm.nvvm.st.bulk.shared.cta(ptr addrspace(3), i64, i64)
23+
define void @st_bulk_shared_cta(ptr addrspace(3) %dest_addr, i64 %size) {
24+
; CHECK-PTX64-LABEL: st_bulk_shared_cta(
25+
; CHECK-PTX64: {
26+
; CHECK-PTX64-NEXT: .reg .b64 %rd<3>;
27+
; CHECK-PTX64-EMPTY:
28+
; CHECK-PTX64-NEXT: // %bb.0:
29+
; CHECK-PTX64-NEXT: ld.param.u64 %rd1, [st_bulk_shared_cta_param_0];
30+
; CHECK-PTX64-NEXT: ld.param.u64 %rd2, [st_bulk_shared_cta_param_1];
31+
; CHECK-PTX64-NEXT: st.bulk.shared::cta [%rd1], %rd2, 0;
32+
; CHECK-PTX64-NEXT: ret;
33+
;
34+
; CHECK-PTX-SHARED32-LABEL: st_bulk_shared_cta(
35+
; CHECK-PTX-SHARED32: {
36+
; CHECK-PTX-SHARED32-NEXT: .reg .b32 %r<2>;
37+
; CHECK-PTX-SHARED32-NEXT: .reg .b64 %rd<2>;
38+
; CHECK-PTX-SHARED32-EMPTY:
39+
; CHECK-PTX-SHARED32-NEXT: // %bb.0:
40+
; CHECK-PTX-SHARED32-NEXT: ld.param.u32 %r1, [st_bulk_shared_cta_param_0];
41+
; CHECK-PTX-SHARED32-NEXT: ld.param.u64 %rd1, [st_bulk_shared_cta_param_1];
42+
; CHECK-PTX-SHARED32-NEXT: st.bulk.shared::cta [%r1], %rd1, 0;
43+
; CHECK-PTX-SHARED32-NEXT: ret;
44+
call void @llvm.nvvm.st.bulk.shared.cta(ptr addrspace(3) %dest_addr, i64 %size, i64 0)
45+
ret void
46+
}

0 commit comments

Comments
 (0)