@@ -23,24 +23,24 @@ entry:
23
23
%tobool = icmp ne i32 %0 , 0
24
24
25
25
call void @llvm.instrprof.mcdc.condbitmap.update (ptr @__profn_test , i64 99278 , i32 0 , ptr %mcdc.addr , i1 %tobool )
26
- ; CHECK: %mcdc.temp = load i32, ptr %mcdc.addr, align 4
27
- ; CHECK-NEXT: %1 = zext i1 %tobool to i32
28
- ; CHECK-NEXT: %2 = shl i32 %1 , 0
29
- ; CHECK-NEXT: %3 = or i32 %mcdc.temp , %2
30
- ; CHECK-NEXT: store i32 %3 , ptr %mcdc.addr, align 4
26
+ ; CHECK: %[[TEMP: mcdc.*]] = load i32, ptr %mcdc.addr, align 4
27
+ ; CHECK-NEXT: %[[LAB1:[0-9]+]] = zext i1 %tobool to i32
28
+ ; CHECK-NEXT: %[[LAB2:[0-9]+]] = shl i32 %[[LAB1]] , 0
29
+ ; CHECK-NEXT: %[[LAB3:[0-9]+]] = or i32 %[[TEMP]] , %[[LAB2]]
30
+ ; CHECK-NEXT: store i32 %[[LAB3]] , ptr %mcdc.addr, align 4
31
31
32
32
call void @llvm.instrprof.mcdc.tvbitmap.update (ptr @__profn_test , i64 99278 , i32 1 , i32 0 , ptr %mcdc.addr )
33
- ; CHECK: % mcdc.temp1 = load i32, ptr %mcdc.addr, align 4
34
- ; CHECK-NEXT: %4 = lshr i32 %mcdc.temp1 , 3
35
- ; CHECK-NEXT: %5 = zext i32 %4 to i64
36
- ; CHECK-NEXT: %6 = add i64 ptrtoint (ptr @__profbm_test to i64), %5
37
- ; CHECK-NEXT: %7 = inttoptr i64 %6 to ptr
38
- ; CHECK-NEXT: %8 = and i32 %mcdc.temp1 , 7
39
- ; CHECK-NEXT: %9 = trunc i32 %8 to i8
40
- ; CHECK-NEXT: %10 = shl i8 1, %9
41
- ; CHECK-NEXT: %mcdc.bits = load i8, ptr %7 , align 1
42
- ; CHECK-NEXT: %11 = or i8 %mcdc.bits , %10
43
- ; CHECK-NEXT: store i8 %11 , ptr %7 , align 1
33
+ ; CHECK: %[[TEMP: mcdc.*]] = load i32, ptr %mcdc.addr, align 4
34
+ ; CHECK-NEXT: %[[LAB4:[0-9]+]] = lshr i32 %[[TEMP]] , 3
35
+ ; CHECK-NEXT: %[[LAB5:[0-9]+]] = zext i32 %[[LAB4]] to i64
36
+ ; CHECK-NEXT: %[[LAB6:[0-9]+]] = add i64 ptrtoint (ptr @__profbm_test to i64), %[[LAB5]]
37
+ ; CHECK-NEXT: %[[LAB7:[0-9]+]] = inttoptr i64 %[[LAB6]] to ptr
38
+ ; CHECK-NEXT: %[[LAB8:[0-9]+]] = and i32 %[[TEMP]] , 7
39
+ ; CHECK-NEXT: %[[LAB9:[0-9]+]] = trunc i32 %[[LAB8]] to i8
40
+ ; CHECK-NEXT: %[[LAB10:[0-9]+]] = shl i8 1, %[[LAB9]]
41
+ ; CHECK-NEXT: %[[BITS: mcdc.*]] = load i8, ptr %[[LAB7]] , align 1
42
+ ; CHECK-NEXT: %[[LAB11:[0-9]+]] = or i8 %[[BITS]] , %[[LAB10]]
43
+ ; CHECK-NEXT: store i8 %[[LAB11]] , ptr %[[LAB7]] , align 1
44
44
ret void
45
45
}
46
46
0 commit comments