@@ -54483,6 +54483,7 @@ static SDValue combineConcatVectorOps(const SDLoc &DL, MVT VT,
54483
54483
bool IsSplat = llvm::all_equal(Ops);
54484
54484
unsigned NumOps = Ops.size();
54485
54485
const TargetLowering &TLI = DAG.getTargetLoweringInfo();
54486
+ LLVMContext &Ctx = *DAG.getContext();
54486
54487
54487
54488
// Repeated subvectors.
54488
54489
if (IsSplat &&
@@ -54780,7 +54781,7 @@ static SDValue combineConcatVectorOps(const SDLoc &DL, MVT VT,
54780
54781
Subtarget.useAVX512Regs() &&
54781
54782
Subtarget.getPreferVectorWidth() >= 512 &&
54782
54783
(SrcVT.getScalarSizeInBits() > 16 || Subtarget.useBWIRegs())) {
54783
- EVT NewSrcVT = SrcVT.getDoubleNumVectorElementsVT(*DAG.getContext() );
54784
+ EVT NewSrcVT = SrcVT.getDoubleNumVectorElementsVT(Ctx );
54784
54785
return DAG.getNode(ISD::TRUNCATE, DL, VT,
54785
54786
ConcatSubOperand(NewSrcVT, Ops, 0));
54786
54787
}
@@ -54937,7 +54938,7 @@ static SDValue combineConcatVectorOps(const SDLoc &DL, MVT VT,
54937
54938
(EltSizeInBits >= 32 || Subtarget.hasBWI())) {
54938
54939
EVT SelVT = Ops[0].getOperand(0).getValueType();
54939
54940
if (SelVT.getVectorElementType() == MVT::i1) {
54940
- SelVT = EVT::getVectorVT(*DAG.getContext() , MVT::i1,
54941
+ SelVT = EVT::getVectorVT(Ctx , MVT::i1,
54941
54942
NumOps * SelVT.getVectorNumElements());
54942
54943
if (TLI.isTypeLegal(SelVT))
54943
54944
return DAG.getNode(Op0.getOpcode(), DL, VT,
@@ -54952,7 +54953,7 @@ static SDValue combineConcatVectorOps(const SDLoc &DL, MVT VT,
54952
54953
(EltSizeInBits >= 32 || Subtarget.hasInt256()) &&
54953
54954
IsConcatFree(VT, Ops, 1) && IsConcatFree(VT, Ops, 2)) {
54954
54955
EVT SelVT = Ops[0].getOperand(0).getValueType();
54955
- SelVT = SelVT.getDoubleNumVectorElementsVT(*DAG.getContext() );
54956
+ SelVT = SelVT.getDoubleNumVectorElementsVT(Ctx );
54956
54957
if (TLI.isTypeLegal(SelVT))
54957
54958
return DAG.getNode(Op0.getOpcode(), DL, VT,
54958
54959
ConcatSubOperand(SelVT.getSimpleVT(), Ops, 0),
@@ -54968,7 +54969,7 @@ static SDValue combineConcatVectorOps(const SDLoc &DL, MVT VT,
54968
54969
if (auto *FirstLd = dyn_cast<LoadSDNode>(peekThroughBitcasts(Op0))) {
54969
54970
unsigned Fast;
54970
54971
const X86TargetLowering *TLI = Subtarget.getTargetLowering();
54971
- if (TLI->allowsMemoryAccess(*DAG.getContext() , DAG.getDataLayout(), VT,
54972
+ if (TLI->allowsMemoryAccess(Ctx , DAG.getDataLayout(), VT,
54972
54973
*FirstLd->getMemOperand(), &Fast) &&
54973
54974
Fast) {
54974
54975
if (SDValue Ld =
0 commit comments