Skip to content

Commit 8018e4c

Browse files
authored
[LegalizeTypes] Use SelectionDAG::SplitVector to simplify some code. NFC (#92816)
1 parent 110f6a7 commit 8018e4c

File tree

1 file changed

+2
-15
lines changed

1 file changed

+2
-15
lines changed

llvm/lib/CodeGen/SelectionDAG/LegalizeVectorTypes.cpp

Lines changed: 2 additions & 15 deletions
Original file line numberDiff line numberDiff line change
@@ -2911,18 +2911,10 @@ void DAGTypeLegalizer::SplitVecRes_VECTOR_REVERSE(SDNode *N, SDValue &Lo,
29112911

29122912
void DAGTypeLegalizer::SplitVecRes_VECTOR_SPLICE(SDNode *N, SDValue &Lo,
29132913
SDValue &Hi) {
2914-
EVT VT = N->getValueType(0);
29152914
SDLoc DL(N);
29162915

2917-
EVT LoVT, HiVT;
2918-
std::tie(LoVT, HiVT) = DAG.GetSplitDestVTs(VT);
2919-
29202916
SDValue Expanded = TLI.expandVectorSplice(N, DAG);
2921-
Lo = DAG.getNode(ISD::EXTRACT_SUBVECTOR, DL, LoVT, Expanded,
2922-
DAG.getVectorIdxConstant(0, DL));
2923-
Hi =
2924-
DAG.getNode(ISD::EXTRACT_SUBVECTOR, DL, HiVT, Expanded,
2925-
DAG.getVectorIdxConstant(LoVT.getVectorMinNumElements(), DL));
2917+
std::tie(Lo, Hi) = DAG.SplitVector(Expanded, DL);
29262918
}
29272919

29282920
void DAGTypeLegalizer::SplitVecRes_VP_REVERSE(SDNode *N, SDValue &Lo,
@@ -2967,12 +2959,7 @@ void DAGTypeLegalizer::SplitVecRes_VP_REVERSE(SDNode *N, SDValue &Lo,
29672959

29682960
SDValue Load = DAG.getLoadVP(VT, DL, Store, StackPtr, Mask, EVL, LoadMMO);
29692961

2970-
auto [LoVT, HiVT] = DAG.GetSplitDestVTs(VT);
2971-
Lo = DAG.getNode(ISD::EXTRACT_SUBVECTOR, DL, LoVT, Load,
2972-
DAG.getVectorIdxConstant(0, DL));
2973-
Hi =
2974-
DAG.getNode(ISD::EXTRACT_SUBVECTOR, DL, HiVT, Load,
2975-
DAG.getVectorIdxConstant(LoVT.getVectorMinNumElements(), DL));
2962+
std::tie(Lo, Hi) = DAG.SplitVector(Load, DL);
29762963
}
29772964

29782965
void DAGTypeLegalizer::SplitVecRes_VECTOR_DEINTERLEAVE(SDNode *N) {

0 commit comments

Comments
 (0)