Skip to content

Commit 8172f6b

Browse files
committed
fix mlir test again
1 parent 03a9cac commit 8172f6b

File tree

1 file changed

+1
-12
lines changed

1 file changed

+1
-12
lines changed

mlir/test/Target/LLVMIR/arm-sme.mlir

Lines changed: 1 addition & 12 deletions
Original file line numberDiff line numberDiff line change
@@ -214,18 +214,7 @@ llvm.func @arm_sme_store(%nxv1i1 : vector<[1]xi1>,
214214
"arm_sme.intr.st1b.vert"(%nxv16i1, %ptr, %c0, %c0) :
215215
(vector<[16]xi1>, !llvm.ptr, i32, i32) -> ()
216216
// CHECK: call void @llvm.aarch64.sme.str
217-
"arm_sme.intr.str"(%c0, %p8, %c0) : (i32, !llvm.ptr<i8>, i32) -> ()
218-
llvm.return
219-
}
220-
221-
// -----
222-
223-
// CHECK-LABEL: @arm_sme_toggle_za
224-
llvm.func @arm_sme_toggle_za() {
225-
// CHECK: call void @llvm.aarch64.sme.za.enable()
226-
"arm_sme.intr.za.enable"() : () -> ()
227-
// CHECK: call void @llvm.aarch64.sme.za.disable()
228-
"arm_sme.intr.za.disable"() : () -> ()
217+
"arm_sme.intr.str"(%c0, %ptr, %c0) : (i32, !llvm.ptr, i32) -> ()
229218
llvm.return
230219
}
231220

0 commit comments

Comments
 (0)