@@ -556,27 +556,16 @@ def shl_0_to_4 : PatFrag<
556
556
}
557
557
558
558
def VOP3_CVT_PK_F8_F32_Profile : VOP3_Profile<VOP_I32_F32_F32, VOP3_OPSEL> {
559
- let InsVOP3OpSel = (ins FP32InputMods:$src0_modifiers, Src0RC64:$src0,
560
- FP32InputMods:$src1_modifiers, Src1RC64:$src1,
561
- VGPR_32:$vdst_in, op_sel0:$op_sel);
562
- let InsVOP3DPP = (ins VGPR_32:$old,
563
- FP32InputMods:$src0_modifiers, Src0VOP3DPP:$src0,
564
- FP32InputMods:$src1_modifiers, Src1VOP3DPP:$src1,
565
- VGPR_32:$vdst_in, op_sel0:$op_sel,
566
- dpp_ctrl:$dpp_ctrl, DppRowMask:$row_mask,
567
- DppBankMask:$bank_mask, DppBoundCtrl:$bound_ctrl);
568
-
569
- let InsVOP3DPP16 = (ins VGPR_32:$old,
570
- FP32InputMods:$src0_modifiers, Src0VOP3DPP:$src0,
571
- FP32InputMods:$src1_modifiers, Src1VOP3DPP:$src1,
572
- VGPR_32:$vdst_in, op_sel0:$op_sel,
573
- dpp_ctrl:$dpp_ctrl, DppRowMask:$row_mask,
574
- DppBankMask:$bank_mask, DppBoundCtrl:$bound_ctrl, Dpp16FI:$fi);
575
- let InsVOP3DPP8 = (ins VGPR_32:$old,
576
- FP32InputMods:$src0_modifiers, Src0VOP3DPP:$src0,
577
- FP32InputMods:$src1_modifiers, Src1VOP3DPP:$src1,
578
- VGPR_32:$vdst_in, op_sel0:$op_sel, dpp8:$dpp8, Dpp8FI:$fi);
579
-
559
+ defvar Tail = (ins VGPR_32:$vdst_in, op_sel0:$op_sel);
560
+ let InsVOP3OpSel = !con(getIns64<Src0RC64, Src1RC64, Src2RC64, NumSrcArgs,
561
+ 0, HasModifiers, HasSrc2Mods,
562
+ HasOMod, Src0Mod, Src1Mod, Src2Mod>.ret,
563
+ Tail);
564
+ let InsVOP3Base = !con(getInsVOP3Base<Src0VOP3DPP, Src1VOP3DPP,
565
+ Src2VOP3DPP, NumSrcArgs, 0, HasModifiers,
566
+ HasSrc2Mods, HasOMod, Src0ModVOP3DPP, Src1ModVOP3DPP,
567
+ Src2ModVOP3DPP, false>.ret,
568
+ Tail);
580
569
let HasClamp = 0;
581
570
let HasExtVOP3DPP = 1;
582
571
}
0 commit comments