Skip to content

Commit 81d3045

Browse files
committed
[RISCV] Remove unused arg in getDemanded in RISCVInsertVSETVLI. NFC
1 parent bbd6a2d commit 81d3045

File tree

1 file changed

+5
-7
lines changed

1 file changed

+5
-7
lines changed

llvm/lib/Target/RISCV/RISCVInsertVSETVLI.cpp

Lines changed: 5 additions & 7 deletions
Original file line numberDiff line numberDiff line change
@@ -337,9 +337,7 @@ static bool areCompatibleVTYPEs(uint64_t CurVType, uint64_t NewVType,
337337
}
338338

339339
/// Return the fields and properties demanded by the provided instruction.
340-
DemandedFields getDemanded(const MachineInstr &MI,
341-
const MachineRegisterInfo *MRI,
342-
const RISCVSubtarget *ST) {
340+
DemandedFields getDemanded(const MachineInstr &MI, const RISCVSubtarget *ST) {
343341
// Warning: This function has to work on both the lowered (i.e. post
344342
// emitVSETVLIs) and pre-lowering forms. The main implication of this is
345343
// that it can't use the value of a SEW, VL, or Policy operand as they might
@@ -1072,7 +1070,7 @@ bool RISCVInsertVSETVLI::needVSETVLI(const MachineInstr &MI,
10721070
if (!CurInfo.isValid() || CurInfo.isUnknown() || CurInfo.hasSEWLMULRatioOnly())
10731071
return true;
10741072

1075-
DemandedFields Used = getDemanded(MI, MRI, ST);
1073+
DemandedFields Used = getDemanded(MI, ST);
10761074

10771075
// A slidedown/slideup with an *undefined* merge op can freely clobber
10781076
// elements not copied from the source vector (e.g. masked off, tail, or
@@ -1163,7 +1161,7 @@ void RISCVInsertVSETVLI::transferBefore(VSETVLIInfo &Info,
11631161
if (!Info.isValid() || Info.isUnknown())
11641162
Info = NewInfo;
11651163

1166-
DemandedFields Demanded = getDemanded(MI, MRI, ST);
1164+
DemandedFields Demanded = getDemanded(MI, ST);
11671165
const VSETVLIInfo IncomingInfo = adjustIncoming(PrevInfo, NewInfo, Demanded);
11681166

11691167
// If MI only demands that VL has the same zeroness, we only need to set the
@@ -1572,7 +1570,7 @@ bool RISCVCoalesceVSETVLI::coalesceVSETVLIs(MachineBasicBlock &MBB) {
15721570
for (MachineInstr &MI : make_range(MBB.rbegin(), MBB.rend())) {
15731571

15741572
if (!isVectorConfigInstr(MI)) {
1575-
Used.doUnion(getDemanded(MI, MRI, ST));
1573+
Used.doUnion(getDemanded(MI, ST));
15761574
if (MI.isCall() || MI.isInlineAsm() ||
15771575
MI.modifiesRegister(RISCV::VL, /*TRI=*/nullptr) ||
15781576
MI.modifiesRegister(RISCV::VTYPE, /*TRI=*/nullptr))
@@ -1645,7 +1643,7 @@ bool RISCVCoalesceVSETVLI::coalesceVSETVLIs(MachineBasicBlock &MBB) {
16451643
}
16461644
}
16471645
NextMI = &MI;
1648-
Used = getDemanded(MI, MRI, ST);
1646+
Used = getDemanded(MI, ST);
16491647
}
16501648

16511649
NumCoalescedVSETVL += ToDelete.size();

0 commit comments

Comments
 (0)