Skip to content

Commit 83a21bc

Browse files
committed
GISel support is in progress for G_LOAD
1 parent 1d2eced commit 83a21bc

File tree

1 file changed

+2
-1
lines changed

1 file changed

+2
-1
lines changed

llvm/lib/Target/RISCV/RISCVISelLowering.cpp

Lines changed: 2 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -20846,7 +20846,8 @@ bool RISCVTargetLowering::fallBackToDAGISel(const Instruction &Inst) const {
2084620846
unsigned Op = Inst.getOpcode();
2084720847
if (Op == Instruction::Add || Op == Instruction::Sub ||
2084820848
Op == Instruction::And || Op == Instruction::Or ||
20849-
Op == Instruction::Xor || Op == Instruction::InsertElement)
20849+
Op == Instruction::Xor || Op == Instruction::InsertElement ||
20850+
Op == Instruction::Load)
2085020851
return false;
2085120852

2085220853
if (Inst.getType()->isScalableTy())

0 commit comments

Comments
 (0)