@@ -1134,7 +1134,7 @@ static void genSingleClauses(lower::AbstractConverter &converter,
1134
1134
static void genTargetClauses (
1135
1135
lower::AbstractConverter &converter, semantics::SemanticsContext &semaCtx,
1136
1136
lower::StatementContext &stmtCtx, const List<Clause> &clauses,
1137
- mlir::Location loc, bool processHostOnlyClauses, bool processReduction,
1137
+ mlir::Location loc, bool processHostOnlyClauses,
1138
1138
mlir::omp::TargetClauseOps &clauseOps,
1139
1139
llvm::SmallVectorImpl<const semantics::Symbol *> &mapSyms,
1140
1140
llvm::SmallVectorImpl<mlir::Location> &mapLocs,
@@ -1676,7 +1676,7 @@ static mlir::omp::TargetOp
1676
1676
genTargetOp (lower::AbstractConverter &converter, lower::SymMap &symTable,
1677
1677
semantics::SemanticsContext &semaCtx, lower::pft::Evaluation &eval,
1678
1678
mlir::Location loc, const ConstructQueue &queue,
1679
- ConstructQueue::iterator item, bool outerCombined = false ) {
1679
+ ConstructQueue::iterator item) {
1680
1680
fir::FirOpBuilder &firOpBuilder = converter.getFirOpBuilder ();
1681
1681
lower::StatementContext stmtCtx;
1682
1682
@@ -1690,10 +1690,9 @@ genTargetOp(lower::AbstractConverter &converter, lower::SymMap &symTable,
1690
1690
llvm::SmallVector<mlir::Location> mapLocs, devicePtrLocs, deviceAddrLocs;
1691
1691
llvm::SmallVector<mlir::Type> mapTypes, devicePtrTypes, deviceAddrTypes;
1692
1692
genTargetClauses (converter, semaCtx, stmtCtx, item->clauses , loc,
1693
- processHostOnlyClauses, /* processReduction=*/ outerCombined,
1694
- clauseOps, mapSyms, mapLocs, mapTypes, deviceAddrSyms,
1695
- deviceAddrLocs, deviceAddrTypes, devicePtrSyms,
1696
- devicePtrLocs, devicePtrTypes);
1693
+ processHostOnlyClauses, clauseOps, mapSyms, mapLocs,
1694
+ mapTypes, deviceAddrSyms, deviceAddrLocs, deviceAddrTypes,
1695
+ devicePtrSyms, devicePtrLocs, devicePtrTypes);
1697
1696
1698
1697
llvm::SmallVector<const semantics::Symbol *> privateSyms;
1699
1698
DataSharingProcessor dsp (converter, semaCtx, item->clauses , eval,
@@ -2099,8 +2098,7 @@ static void genOMPDispatch(lower::AbstractConverter &converter,
2099
2098
genSingleOp (converter, symTable, semaCtx, eval, loc, queue, item);
2100
2099
break ;
2101
2100
case llvm::omp::Directive::OMPD_target:
2102
- genTargetOp (converter, symTable, semaCtx, eval, loc, queue, item,
2103
- /* outerCombined=*/ false );
2101
+ genTargetOp (converter, symTable, semaCtx, eval, loc, queue, item);
2104
2102
break ;
2105
2103
case llvm::omp::Directive::OMPD_target_data:
2106
2104
genTargetDataOp (converter, symTable, semaCtx, eval, loc, queue, item);
0 commit comments