Skip to content

Commit 85d3a41

Browse files
committed
[RISCV] Remove some unneeded widening FP vector pseudo instructions. NFC
We don't need LMUL=8 versions of these. Reviewed By: michaelmaitland Differential Revision: https://reviews.llvm.org/D137439
1 parent aa47bfa commit 85d3a41

File tree

1 file changed

+9
-7
lines changed

1 file changed

+9
-7
lines changed

llvm/lib/Target/RISCV/RISCVInstrInfoVPseudos.td

Lines changed: 9 additions & 7 deletions
Original file line numberDiff line numberDiff line change
@@ -120,15 +120,17 @@ class MxSet<int eew> {
120120
!eq(eew, 64) : [V_M1, V_M2, V_M4, V_M8]);
121121
}
122122

123-
class FPR_Info<RegisterClass regclass, string fx, list<LMULInfo> mxlist> {
123+
class FPR_Info<RegisterClass regclass, string fx, list<LMULInfo> mxlist,
124+
list<LMULInfo> mxlistfw> {
124125
RegisterClass fprclass = regclass;
125126
string FX = fx;
126127
list<LMULInfo> MxList = mxlist;
128+
list<LMULInfo> MxListFW = mxlistfw;
127129
}
128130

129-
def SCALAR_F16 : FPR_Info<FPR16, "F16", MxSet<16>.m>;
130-
def SCALAR_F32 : FPR_Info<FPR32, "F32", MxSet<32>.m>;
131-
def SCALAR_F64 : FPR_Info<FPR64, "F64", MxSet<64>.m>;
131+
def SCALAR_F16 : FPR_Info<FPR16, "F16", MxSet<16>.m, [V_MF4, V_MF2, V_M1, V_M2, V_M4]>;
132+
def SCALAR_F32 : FPR_Info<FPR32, "F32", MxSet<32>.m, [V_MF2, V_M1, V_M2, V_M4]>;
133+
def SCALAR_F64 : FPR_Info<FPR64, "F64", MxSet<64>.m, []>;
132134

133135
defvar FPList = [SCALAR_F16, SCALAR_F32, SCALAR_F64];
134136

@@ -2012,7 +2014,7 @@ multiclass VPseudoBinaryW_VX_LMUL<LMULInfo m> {
20122014

20132015
multiclass VPseudoBinaryW_VF {
20142016
foreach f = FPListW in
2015-
foreach m = f.MxList in
2017+
foreach m = f.MxListFW in
20162018
defm "_V" # f.FX : VPseudoBinary<m.wvrclass, m.vrclass,
20172019
f.fprclass, m,
20182020
"@earlyclobber $rd">;
@@ -2040,7 +2042,7 @@ multiclass VPseudoBinaryW_WX_LMUL<LMULInfo m> {
20402042

20412043
multiclass VPseudoBinaryW_WF {
20422044
foreach f = FPListW in
2043-
foreach m = f.MxList in
2045+
foreach m = f.MxListFW in
20442046
defm "_W" # f.FX : VPseudoBinary<m.wvrclass, m.wvrclass,
20452047
f.fprclass, m>;
20462048
}
@@ -2868,7 +2870,7 @@ multiclass VPseudoTernaryW_VX<LMULInfo m> {
28682870
multiclass VPseudoTernaryW_VF {
28692871
defvar constraint = "@earlyclobber $rd";
28702872
foreach f = FPListW in
2871-
foreach m = f.MxList in
2873+
foreach m = f.MxListFW in
28722874
defm "_V" # f.FX : VPseudoTernaryWithPolicy<m.wvrclass, f.fprclass,
28732875
m.vrclass, m, constraint>;
28742876
}

0 commit comments

Comments
 (0)