Skip to content

Commit 8b74abf

Browse files
committed
Fixup
1 parent c457e2a commit 8b74abf

File tree

2 files changed

+8
-9
lines changed

2 files changed

+8
-9
lines changed

mlir/include/mlir/Conversion/ArmSMEToLLVM/ArmSMEToLLVM.h

Lines changed: 1 addition & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -24,8 +24,7 @@ class RewritePatternSet;
2424
std::unique_ptr<Pass> createConvertArmSMEToLLVMPass();
2525

2626
/// Configure target to convert from the ArmSME dialect to LLVM intrinsics.
27-
void configureArmSMEToLLVMConversionLegality(ConversionTarget &target,
28-
LLVMTypeConverter &typeConverter);
27+
void configureArmSMEToLLVMConversionLegality(ConversionTarget &target);
2928

3029
/// Populate the given list with patterns that convert from the ArmSME dialect
3130
/// to LLVM intrinsics.

mlir/lib/Conversion/ArmSMEToLLVM/ArmSMEToLLVM.cpp

Lines changed: 7 additions & 7 deletions
Original file line numberDiff line numberDiff line change
@@ -539,7 +539,7 @@ struct ConvertArmSMEToLLVMPass
539539
LLVMConversionTarget target(getContext());
540540
RewritePatternSet patterns(&getContext());
541541
LLVMTypeConverter converter(&getContext());
542-
configureArmSMEToLLVMConversionLegality(target, converter);
542+
configureArmSMEToLLVMConversionLegality(target);
543543
populateArmSMEToLLVMConversionPatterns(converter, patterns);
544544

545545
if (failed(applyPartialConversion(getOperation(), target,
@@ -550,8 +550,7 @@ struct ConvertArmSMEToLLVMPass
550550

551551
} // namespace
552552

553-
void mlir::configureArmSMEToLLVMConversionLegality(
554-
ConversionTarget &target, LLVMTypeConverter &typeConverter) {
553+
void mlir::configureArmSMEToLLVMConversionLegality(ConversionTarget &target) {
555554
target.addIllegalDialect<arm_sme::ArmSMEDialect>();
556555
target.addLegalOp<
557556
arm_sme::MaterializeSSATileOp, arm_sme::aarch64_sme_zero,
@@ -570,17 +569,18 @@ void mlir::configureArmSMEToLLVMConversionLegality(
570569
arm_sme::aarch64_sme_write_vert, arm_sme::aarch64_sme_mopa>();
571570
target.addLegalDialect<arith::ArithDialect>();
572571
target.addLegalOp<UnrealizedConversionCastOp>();
573-
typeConverter.addConversion([&](VectorType type) -> std::optional<Type> {
572+
}
573+
574+
void mlir::populateArmSMEToLLVMConversionPatterns(LLVMTypeConverter &converter,
575+
RewritePatternSet &patterns) {
576+
converter.addConversion([&](VectorType type) -> std::optional<Type> {
574577
// There's no LLVM type for SME tiles, but after lowering to intrinsics all
575578
// SME vector types should be eliminated.
576579
if (arm_sme::isValidSMETileVectorType(type))
577580
return type;
578581
return std::nullopt;
579582
});
580-
}
581583

582-
void mlir::populateArmSMEToLLVMConversionPatterns(LLVMTypeConverter &converter,
583-
RewritePatternSet &patterns) {
584584
patterns.add<LoadTileSliceConversion, MoveTileSliceToVectorConversion,
585585
MoveVectorToTileSliceConversion, StoreTileSliceConversion,
586586
OuterProductOpConversion, ZeroOpConversion, GetTileConversion>(

0 commit comments

Comments
 (0)