@@ -691,19 +691,19 @@ multiclass VPatBinarySDNodeExt_V_WV_WX<SDNode op, PatFrags extop, string instruc
691
691
(riscv_trunc_vector_vl
692
692
(op (wti.Vector wti.RegClass:$rs2),
693
693
(wti.Vector (extop (vti.Vector vti.RegClass:$rs1)))),
694
- (riscv_vmset_vl VLOpFrag ),
694
+ (vti.Mask true_mask ),
695
695
VLOpFrag)),
696
696
(!cast<Instruction>(instruction_name#"_WV_"#vti.LMul.MX)
697
- wti.RegClass:$rs2, vti.RegClass:$rs1, vti.AVL , vti.Log2SEW)>;
697
+ wti.RegClass:$rs2, vti.RegClass:$rs1, GPR:$vl , vti.Log2SEW)>;
698
698
def : Pat<
699
699
(vti.Vector
700
700
(riscv_trunc_vector_vl
701
701
(op (wti.Vector wti.RegClass:$rs2),
702
702
(wti.Vector (extop (vti.Vector (SplatPat GPR:$rs1))))),
703
- (riscv_vmset_vl VLOpFrag ),
703
+ (vti.Mask true_mask ),
704
704
VLOpFrag)),
705
705
(!cast<Instruction>(instruction_name#"_WX_"#vti.LMul.MX)
706
- wti.RegClass:$rs2, GPR:$rs1, vti.AVL , vti.Log2SEW)>;
706
+ wti.RegClass:$rs2, GPR:$rs1, GPR:$vl , vti.Log2SEW)>;
707
707
}
708
708
}
709
709
@@ -717,11 +717,10 @@ multiclass VPatBinarySDNode_V_WV_WX_WI<SDNode op, string instruction_name> {
717
717
(vti.Vector
718
718
(riscv_trunc_vector_vl
719
719
(op (wti.Vector wti.RegClass:$rs2),
720
- (wti.Vector (SplatPat_uimm5 uimm5:$rs1))),
721
- (riscv_vmset_vl VLOpFrag),
720
+ (wti.Vector (SplatPat_uimm5 uimm5:$rs1))), (vti.Mask true_mask),
722
721
VLOpFrag)),
723
722
(!cast<Instruction>(instruction_name#"_WI_"#vti.LMul.MX)
724
- wti.RegClass:$rs2, uimm5:$rs1, vti.AVL , vti.Log2SEW)>;
723
+ wti.RegClass:$rs2, uimm5:$rs1, GPR:$vl , vti.Log2SEW)>;
725
724
}
726
725
}
727
726
0 commit comments