Skip to content

Commit 8bb1043

Browse files
Lian WangLian Wang
authored andcommitted
[RISCV][NFC] Use true_mask replace riscv_vmset_vl in defined patterns.
Reviewed By: craig.topper Differential Revision: https://reviews.llvm.org/D124660
1 parent aa25b55 commit 8bb1043

File tree

1 file changed

+6
-7
lines changed

1 file changed

+6
-7
lines changed

llvm/lib/Target/RISCV/RISCVInstrInfoVVLPatterns.td

Lines changed: 6 additions & 7 deletions
Original file line numberDiff line numberDiff line change
@@ -691,19 +691,19 @@ multiclass VPatBinarySDNodeExt_V_WV_WX<SDNode op, PatFrags extop, string instruc
691691
(riscv_trunc_vector_vl
692692
(op (wti.Vector wti.RegClass:$rs2),
693693
(wti.Vector (extop (vti.Vector vti.RegClass:$rs1)))),
694-
(riscv_vmset_vl VLOpFrag),
694+
(vti.Mask true_mask),
695695
VLOpFrag)),
696696
(!cast<Instruction>(instruction_name#"_WV_"#vti.LMul.MX)
697-
wti.RegClass:$rs2, vti.RegClass:$rs1, vti.AVL, vti.Log2SEW)>;
697+
wti.RegClass:$rs2, vti.RegClass:$rs1, GPR:$vl, vti.Log2SEW)>;
698698
def : Pat<
699699
(vti.Vector
700700
(riscv_trunc_vector_vl
701701
(op (wti.Vector wti.RegClass:$rs2),
702702
(wti.Vector (extop (vti.Vector (SplatPat GPR:$rs1))))),
703-
(riscv_vmset_vl VLOpFrag),
703+
(vti.Mask true_mask),
704704
VLOpFrag)),
705705
(!cast<Instruction>(instruction_name#"_WX_"#vti.LMul.MX)
706-
wti.RegClass:$rs2, GPR:$rs1, vti.AVL, vti.Log2SEW)>;
706+
wti.RegClass:$rs2, GPR:$rs1, GPR:$vl, vti.Log2SEW)>;
707707
}
708708
}
709709

@@ -717,11 +717,10 @@ multiclass VPatBinarySDNode_V_WV_WX_WI<SDNode op, string instruction_name> {
717717
(vti.Vector
718718
(riscv_trunc_vector_vl
719719
(op (wti.Vector wti.RegClass:$rs2),
720-
(wti.Vector (SplatPat_uimm5 uimm5:$rs1))),
721-
(riscv_vmset_vl VLOpFrag),
720+
(wti.Vector (SplatPat_uimm5 uimm5:$rs1))), (vti.Mask true_mask),
722721
VLOpFrag)),
723722
(!cast<Instruction>(instruction_name#"_WI_"#vti.LMul.MX)
724-
wti.RegClass:$rs2, uimm5:$rs1, vti.AVL, vti.Log2SEW)>;
723+
wti.RegClass:$rs2, uimm5:$rs1, GPR:$vl, vti.Log2SEW)>;
725724
}
726725
}
727726

0 commit comments

Comments
 (0)