Skip to content

Commit 8f6cea4

Browse files
committed
[RISCV] Use RISCV::RVVBitsPerBlock for RGK_ScalableVector in getRegisterBitWidth.
I might be wrong, but I think this is should be width of the known min size we use for scalable vectors. It shouldn't scale with minimum vlen. Reviewed By: frasercrmck Differential Revision: https://reviews.llvm.org/D107945
1 parent 4c15a97 commit 8f6cea4

File tree

1 file changed

+1
-1
lines changed

1 file changed

+1
-1
lines changed

llvm/lib/Target/RISCV/RISCVTargetTransformInfo.h

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -66,7 +66,7 @@ class RISCVTTIImpl : public BasicTTIImplBase<RISCVTTIImpl> {
6666
ST->hasStdExtV() ? ST->getMinRVVVectorSizeInBits() : 0);
6767
case TargetTransformInfo::RGK_ScalableVector:
6868
return TypeSize::getScalable(
69-
ST->hasStdExtV() ? ST->getMinRVVVectorSizeInBits() : 0);
69+
ST->hasStdExtV() ? RISCV::RVVBitsPerBlock : 0);
7070
}
7171

7272
llvm_unreachable("Unsupported register kind");

0 commit comments

Comments
 (0)