File tree Expand file tree Collapse file tree 1 file changed +3
-3
lines changed
llvm/lib/CodeGen/GlobalISel Expand file tree Collapse file tree 1 file changed +3
-3
lines changed Original file line number Diff line number Diff line change @@ -1773,7 +1773,7 @@ bool IRTranslator::translateMemFunc(const CallInst &CI,
1773
1773
1774
1774
bool IRTranslator::translateVectorInterleave2Intrinsic (
1775
1775
const CallInst &CI, MachineIRBuilder &MIRBuilder) {
1776
- // Canonicalize interleave2 to G_SHUFFLE_VECTOR (similar to SelectionDAG)
1776
+ // Canonicalize interleave2 to G_SHUFFLE_VECTOR (similar to SelectionDAG).
1777
1777
Register Op0 = getOrCreateVReg (*CI.getOperand (0 ));
1778
1778
Register Op1 = getOrCreateVReg (*CI.getOperand (1 ));
1779
1779
Register Res = getOrCreateVReg (CI);
@@ -1787,8 +1787,8 @@ bool IRTranslator::translateVectorInterleave2Intrinsic(
1787
1787
1788
1788
bool IRTranslator::translateVectorDeinterleave2Intrinsic (
1789
1789
const CallInst &CI, MachineIRBuilder &MIRBuilder) {
1790
- // Canonicalize deinterleave2 shuffles that extract sub-vectors (similar to
1791
- // SelectionDAG)
1790
+ // Canonicalize deinterleave2 to shuffles that extract sub-vectors (similar to
1791
+ // SelectionDAG).
1792
1792
Register Op = getOrCreateVReg (*CI.getOperand (0 ));
1793
1793
auto Undef = MIRBuilder.buildUndef (MRI->getType (Op));
1794
1794
ArrayRef<Register> Res = getOrCreateVRegs (CI);
You can’t perform that action at this time.
0 commit comments