Skip to content

Commit 8f880b3

Browse files
committed
Fix English.
1 parent 8d8038c commit 8f880b3

File tree

1 file changed

+3
-3
lines changed

1 file changed

+3
-3
lines changed

llvm/lib/CodeGen/GlobalISel/IRTranslator.cpp

Lines changed: 3 additions & 3 deletions
Original file line numberDiff line numberDiff line change
@@ -1773,7 +1773,7 @@ bool IRTranslator::translateMemFunc(const CallInst &CI,
17731773

17741774
bool IRTranslator::translateVectorInterleave2Intrinsic(
17751775
const CallInst &CI, MachineIRBuilder &MIRBuilder) {
1776-
// Canonicalize interleave2 to G_SHUFFLE_VECTOR (similar to SelectionDAG)
1776+
// Canonicalize interleave2 to G_SHUFFLE_VECTOR (similar to SelectionDAG).
17771777
Register Op0 = getOrCreateVReg(*CI.getOperand(0));
17781778
Register Op1 = getOrCreateVReg(*CI.getOperand(1));
17791779
Register Res = getOrCreateVReg(CI);
@@ -1787,8 +1787,8 @@ bool IRTranslator::translateVectorInterleave2Intrinsic(
17871787

17881788
bool IRTranslator::translateVectorDeinterleave2Intrinsic(
17891789
const CallInst &CI, MachineIRBuilder &MIRBuilder) {
1790-
// Canonicalize deinterleave2 shuffles that extract sub-vectors (similar to
1791-
// SelectionDAG)
1790+
// Canonicalize deinterleave2 to shuffles that extract sub-vectors (similar to
1791+
// SelectionDAG).
17921792
Register Op = getOrCreateVReg(*CI.getOperand(0));
17931793
auto Undef = MIRBuilder.buildUndef(MRI->getType(Op));
17941794
ArrayRef<Register> Res = getOrCreateVRegs(CI);

0 commit comments

Comments
 (0)